

SN74ALVCH16903

3.3-V 12-BIT UNIVERSAL BUS DRIVER WITH PARITY CHECKER AND DUAL 3-STATE OUTPUTS

SCES095C – MARCH 1997 – REVISED MAY 1998

- Member of the Texas Instruments *Widebus™* Family
- *EPIC™* (Enhanced-Performance Implanted CMOS) Submicron Process
- Checks Parity
- Able to Cascade With a Second SN74ALVCH16903
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Package Options Include Plastic 300-mil Shrink Small-Outline (DL), Thin Shrink Small-Outline (DGG), and Thin Very Small-Outline (DGV) Packages

description

This 12-bit universal bus driver is designed for 2.3-V to 3.6-V V_{CC} operation.

The SN74ALVCH16903 has dual outputs and can operate as a buffer or an edge-triggered register. In both modes, parity is checked on APAR, which arrives one cycle after the data to which it applies. The \overline{YERR} output, which is produced one cycle after APAR, is open drain.

MODE selects one of the two data paths. When MODE is low, the device operates as an edge-triggered register. On the positive transition of the clock (CLK) input and when the clock-enable (\overline{CLKEN}) input is low, data set up at the A inputs is stored in the internal registers. On the positive transition of CLK and when \overline{CLKEN} is high, only data set up at the 9A–12A inputs is stored in their internal registers. When MODE is high, the device operates as a buffer and data at the A inputs passes directly to the outputs. 11A/ $\overline{YERRREN}$ serves a dual purpose; it acts as a normal data bit and also enables \overline{YERR} data to be clocked into the \overline{YERR} output register.

When used as a single device, parity output enable (\overline{PAROE}) must be tied high; when parity input/output (PARI/O) is low, even parity is selected and when PARI/O is high, odd parity is selected. When used in pairs and \overline{PAROE} is low, the parity sum is output on PARI/O for cascading to the second SN74ALVCH16903. When used in pairs and \overline{PAROE} is high, PARI/O accepts a partial parity sum from the first SN74ALVCH16903.

A buffered output-enable (\overline{OE}) input can be used to place the 24 outputs and \overline{YERR} in either a normal logic state (high or low logic levels) or a high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines without need for interface or pullup components.

DGG, DGV, OR DL PACKAGE
(TOP VIEW)

\overline{OE}	1	56	CLK
1Y1	2	55	1A
1Y2	3	54	11A/ $\overline{YERRREN}$
GND	4	53	GND
2Y1	5	52	11Y1
2Y2	6	51	11Y2
V_{CC}	7	50	V_{CC}
3Y1	8	49	2A
3Y2	9	48	3A
4Y1	10	47	4A
GND	11	46	GND
4Y2	12	45	12A
5Y1	13	44	12Y1
5Y2	14	43	12Y2
6Y1	15	42	5A
6Y2	16	41	6A
7Y1	17	40	7A
GND	18	39	GND
7Y2	19	38	APAR
8Y1	20	37	8A
8Y2	21	36	\overline{YERR}
V_{CC}	22	35	V_{CC}
9Y1	23	34	9A
9Y2	24	33	MODE
GND	25	32	GND
10Y1	26	31	10A
10Y2	27	30	PARI/O
\overline{PAROE}	28	29	\overline{CLKEN}



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC and Widebus are trademarks of Texas Instruments Incorporated.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1998, Texas Instruments Incorporated

SN74ALVCH16903
3.3-V 12-BIT UNIVERSAL BUS DRIVER
WITH PARITY CHECKER AND DUAL 3-STATE OUTPUTS

SCES095C – MARCH 1997 – REVISED MAY 1998

description (continued)

\overline{OE} does not affect the internal operation of the device. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

The SN74ALVCH16903 is characterized for operation from 0°C to 70°C.

Function Tables

FUNCTION

INPUTS					OUTPUTS	
\overline{OE}	MODE	\overline{CLKEN}	CLK	A	$1Y_n^\dagger - 8Y_n^\dagger$	$9Y_n^\dagger - 12Y_n^\dagger$
L	L	L	↑	H	H	H
L	L	L	↑	L	L	L
L	L	H	↑	H	Y_0	H
L	L	H	↑	L	Y_0	L
L	H	X	X	H	H	H
L	H	X	X	L	L	L
H	X	X	X	X	Z	Z

$^\dagger n = 1, 2$

PARITY FUNCTION

INPUTS						OUTPUT \overline{YERR}
\overline{OE}	$\overline{PAROE}^\ddagger$	$11A/\overline{YERR}^\S$	PARI/O	Σ OF INPUTS $1A - 10A = H$	APAR	
L	H	L	L	0, 2, 4, 6, 8, 10	L	H
L	H	L	L	1, 3, 5, 7, 9	L	L
L	H	L	L	0, 2, 4, 6, 8, 10	H	L
L	H	L	L	1, 3, 5, 7, 9	H	H
L	H	L	H	0, 2, 4, 6, 8, 10	L	L
L	H	L	H	1, 3, 5, 7, 9	L	H
L	H	L	H	0, 2, 4, 6, 8, 10	H	H
L	H	L	H	1, 3, 5, 7, 9	H	L
H	X	X	X	X	X	H
L	X	H	X	X	X	H

‡ When used as a single device, \overline{PAROE} must be tied high.

§ Valid after appropriate number of clock pulses have set internal register




Function Tables (Continued)

PARI/O FUNCTION†			
INPUTS			OUTPUT PARI/O
$\overline{\text{PAROE}}$	Σ OF INPUTS 1A – 10A = H	APAR	
L	0, 2, 4, 6, 8, 10	L	L
L	1, 3, 5, 7, 9	L	H
L	0, 2, 4, 6, 8, 10	H	H
L	1, 3, 5, 7, 9	H	L
H	X	X	Z

† This table applies to the first device of a cascaded pair of ALVCH16903 devices.

logic diagram (positive logic)



SN74ALVCH16903
3.3-V 12-BIT UNIVERSAL BUS DRIVER
WITH PARITY CHECKER AND DUAL 3-STATE OUTPUTS
 SCES095C – MARCH 1997 – REVISED MAY 1998

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	V _{CC}	MIN	TYP†	MAX	UNIT	
V _{OH}	Y port	I _{OH} = -100 μA	2.3 V to 3.6 V	V _{CC} -0.2			V	
		I _{OH} = -6 mA, V _{IH} = 1.7 V	2.3 V	2				
		I _{OH} = -12 mA	V _{IH} = 1.7 V	2.3 V	1.7			
			V _{IH} = 2 V	2.7 V	2.2			
			3 V	2.4				
	I _{OH} = -24 mA, V _{IH} = 2 V	3 V	2					
PARI/O	I _{OH} = -12 mA, V _{IH} = 2 V	3 V	2					
V _{OL}	Y port	I _{OL} = 100 μA	2.3 V to 3.6 V			0.2	V	
		I _{OL} = 6 mA, V _{IL} = 0.7 V	2.3 V			0.4		
		I _{OL} = 12 mA	V _{IL} = 0.7 V	2.3 V				0.7
			V _{IL} = 0.8 V	2.7 V				0.4
	I _{OL} = 24 mA, V _{IL} = 0.8 V	3 V			0.55			
	PARI/O	I _{OL} = 12 mA, V _{IL} = 0.8 V	3 V			0.55		
$\overline{\text{YERR}}$ output	I _{OL} = 24 mA	3 V			0.5			
I _I		V _I = V _{CC} or GND	3.6 V			±5	μA	
I _I (hold)		V _I = 0.7 V	2.3 V		45		μA	
		V _I = 1.7 V	2.3 V		-45			
		V _I = 0.8 V	3 V		75			
		V _I = 2 V	3 V		-75			
		V _I = 0 to 3.6 V‡	3.6 V			±500		
I _{OH}	$\overline{\text{YERR}}$ output	V _O = V _{CC}	0 to 3.6 V			±10	μA	
I _{OZ} §		V _O = V _{CC} or GND	3.6 V			±10	μA	
I _{CC}		V _I = V _{CC} or GND, I _O = 0	3.6 V			40	μA	
ΔI _{CC}		One input at V _{CC} - 0.6 V, Other inputs at V _{CC} or GND	3 V to 3.6 V			750	μA	
C _i	Control inputs	V _I = V _{CC} or GND	3.3 V		5.5		pF	
	Data inputs				5.5			
C _o	$\overline{\text{YERR}}$ output	V _O = V _{CC} or GND	3.3 V		5		pF	
	Data outputs				6			
C _{io}	PARI/O	V _O = V _{CC} or GND	3.3 V			7	pF	

† All typical values are at V_{CC} = 3.3 V, T_A = 25°C.

‡ This is the bus-hold maximum dynamic current required to switch the input from one state to another.

§ For I/O ports, the parameter I_{OZ} includes the input leakage current.



SN74ALVCH16903
3.3-V 12-BIT UNIVERSAL BUS DRIVER
WITH PARITY CHECKER AND DUAL 3-STATE OUTPUTS

SCES095C – MARCH 1997 – REVISED MAY 1998

timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figures 1 and 4)

			V _{CC} = 2.5 V ± 0.2 V		V _{CC} = 2.7 V		V _{CC} = 3.3 V ± 0.3 V		UNIT		
			MIN	MAX	MIN	MAX	MIN	MAX			
f _{clock}	Clock frequency		125		125		125		MHz		
t _w	Pulse duration, CLK↑		3		3		3		ns		
t _{su}	Setup time	1A–12A before CLK↑	Register mode		1.7		1.9		1.45		
		1A–10A before CLK↑	Buffer mode		5.9		5.2		4.4		
		APAR before CLK↑	Register mode		1.2		1.5		1.3		
			Buffer mode		4.6		3.6		3.1		
		PARI/O before CLK↑		Both modes		2.4		2		1.7	
		11A/YERREN before CLK↑		Buffer mode		2		1.9		1.6	
CLKEN before CLK↑		Register mode		2.5		2.6		2.2			
t _h	Hold time	1A–12A after CLK↑	Register mode		0.4		0.25		0.55		
		1A–10A after CLK↑	Buffer mode		0.25		0.25		0.25		
		APAR after CLK↑	Register mode		0.7		0.4		0.7		
			Buffer mode		0.25		0.25		0.25		
		PARI/O after CLK↑	Register mode		0.25		0.25		0.4		
			Buffer mode		0.25		0.25		0.5		
		11A/YERREN after CLK↑		Buffer mode		0.25		0.25		0.4	
		CLKEN after CLK↑		Register mode		0.25		0.5		0.4	

switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figures 1 and 4)

PARAMETER		FROM (INPUT)	TO (OUTPUT)	V _{CC} = 2.5 V ± 0.2 V		V _{CC} = 2.7 V		V _{CC} = 3.3 V ± 0.3 V		UNIT
				MIN	MAX	MIN	MAX	MIN	MAX	
f _{max}				125		125		125		MHz
t _{pd}	Buffer mode	A	Y	1	4.4	4.2		1.1	3.8	ns
	Both modes	CLK	YERR	1	5.7	4.9		1.4	4.4	
				PARI/O	1.2	8.6	7.9		1.7	6.6
t _{pd} †	Both modes	CLK	PARI/O	1	6.8	5.2		1.3	4.5	ns
t _{pd}	Both modes	MODE	Y	1	5.9	5.8		1.3	4.9	ns
t _{PLH}	Register mode	CLK	Y	1	6.1	5.5		1.2	4.8	ns
t _{PHL}				1	5.9	4.9		1.2	4.6	
t _{en}	Both modes	OE	Y	1.1	6.5	6.4		1.4	5.4	ns
		PAROE	PARI/O	1	5.6	6		1	4.8	
t _{dis}	Both modes	OE	Y	1	6.4	5.2		1.7	5	ns
		PAROE	PARI/O	1	3.2	3.8		1.2	3.8	
t _{PLH}	Both modes	OE	YERR	1	3.6	4.2		1.9	4	ns
t _{PHL}				1.2	5.1	4.9		1.5	4.2	

† See Figures 2 and 5 for the load specification.



SN74ALVCH16903
3.3-V 12-BIT UNIVERSAL BUS DRIVER
WITH PARITY CHECKER AND DUAL 3-STATE OUTPUTS
SCES095C – MARCH 1997 – REVISED MAY 1998

simultaneous switching characteristics (see Figures 3 and 6)†

PARAMETER		FROM (INPUT)	TO (OUTPUT)	$V_{CC} = 2.5\text{ V} \pm 0.2\text{ V}$		$V_{CC} = 2.7\text{ V}$		$V_{CC} = 3.3\text{ V} \pm 0.3\text{ V}$		UNIT
				MIN	MAX	MIN	MAX	MIN	MAX	
t _{PLH}	Register mode	CLK	Y	1.8	6.5	6.1		1.8	5	ns
t _{PHL}				1.4	5.9	5.1		1.7	4.5	

† All outputs switching

operating characteristics for buffer mode, T_A = 25°C

PARAMETER		TEST CONDITIONS	$V_{CC} = 2.5\text{ V} \pm 0.2\text{ V}$		$V_{CC} = 3.3\text{ V} \pm 0.3\text{ V}$		UNIT
			TYP		TYP		
C _{pd}	Power dissipation capacitance	C _L = 0, f = 10 MHz	57.5		65		pF
	Outputs enabled		15		17.5		
	Outputs disabled						


operating characteristics for register mode, T_A = 25°C

PARAMETER		TEST CONDITIONS	$V_{CC} = 2.5\text{ V} \pm 0.2\text{ V}$		$V_{CC} = 3.3\text{ V} \pm 0.3\text{ V}$		UNIT
			TYP		TYP		
C _{pd}	Power dissipation capacitance	C _L = 0, f = 10 MHz	57		87.5		pF
	Outputs enabled		16.5		34		
	Outputs disabled						

SN74ALVCH16903
3.3-V 12-BIT UNIVERSAL BUS DRIVER
WITH PARITY CHECKER AND DUAL 3-STATE OUTPUTS





SCES095C – MARCH 1997 – REVISED MAY 1998

PARAMETER MEASUREMENT INFORMATION
 $V_{CC} = 2.5 V \pm 0.2 V$



TEST	S1
t_{pd}	Open
t_{PLZ}/t_{PZL}	2 $\times V_{CC}$
t_{PHZ}/t_{PZH}	GND


\overline{YERR}	S1
t_{PHL} (see Note H)	2 $\times V_{CC}$
t_{PLH} (see Note I)	2 $\times V_{CC}$



- NOTES:
- C_L includes probe and jig capacitance.
 - Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - All input pulses are supplied by generators having the following characteristics: PRR $\leq 10 \text{ MHz}$, $Z_O = 50 \Omega$, $t_r \leq 2 \text{ ns}$, $t_f \leq 2 \text{ ns}$.
 - The outputs are measured one at a time with one transition per measurement.
 - t_{PLZ} and t_{PHZ} are the same as t_{dis} .
 - t_{PZL} and t_{PZH} are the same as t_{en} .
 - t_{PLH} and t_{PHL} are the same as t_{pd} .
 - t_{PHL} is measured at $V_{CC}/2$.
 - t_{PLH} is measured at $V_{OL} + 0.15 V$.


Figure 1. Load Circuit and Voltage Waveforms

PARAMETER MEASUREMENT INFORMATION
 $V_{CC} = 2.5\text{ V} \pm 0.2\text{ V}$



- NOTES: A. C_L includes probe and jig capacitance.
 B. All input pulses are supplied by generators having the following characteristics: $PRR \leq 10\text{ MHz}$, $Z_O = 50\ \Omega$, $t_r \leq 2\text{ ns}$, $t_f \leq 2\text{ ns}$.
 C. t_{PLH} and t_{PHL} are the same as t_{pd} .

Figure 2. Load Circuit and Voltage Waveforms



- NOTES: A. C_L includes probe and jig capacitance.
 B. All input pulses are supplied by generators having the following characteristics: $PRR \leq 10\text{ MHz}$, $Z_O = 50\ \Omega$, $t_r \leq 2\text{ ns}$, $t_f \leq 2\text{ ns}$.


Figure 3. Load Circuit and Voltage Waveforms

SN74ALVCH16903
3.3-V 12-BIT UNIVERSAL BUS DRIVER
WITH PARITY CHECKER AND DUAL 3-STATE OUTPUTS

SCES095C – MARCH 1997 – REVISED MAY 1998





PARAMETER MEASUREMENT INFORMATION

$V_{CC} = 2.7\text{ V AND } 3.3\text{ V} \pm 0.3\text{ V}$



TEST	S1
t_{pd}	Open
t_{PLZ}/t_{PZL}	6 V
t_{PHZ}/t_{PZH}	GND


\overline{YERR}	S1
t_{PHL} (see Note H)	6 V
t_{PLH} (see Note I)	6 V



- NOTES:
- A. C_L includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - C. All input pulses are supplied by generators having the following characteristics: $PRR \leq 10\text{ MHz}$, $Z_O = 50\ \Omega$, $t_r \leq 2.5\text{ ns}$, $t_f \leq 2.5\text{ ns}$.
 - D. The outputs are measured one at a time with one transition per measurement.
 - E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
 - F. t_{PZL} and t_{PZH} are the same as t_{en} .
 - G. t_{PLH} and t_{PHL} are the same as t_{pd} .
 - H. t_{PHL} is measured at 1.5 V.
 - I. t_{PLH} is measured at $V_{OL} + 0.3\text{ V}$.


Figure 4. Load Circuit and Voltage Waveforms

PARAMETER MEASUREMENT INFORMATION
 $V_{CC} = 2.7\text{ V AND } 3.3\text{ V} \pm 0.3\text{ V}$



- NOTES: A. C_L includes probe and jig capacitance.
 B. All input pulses are supplied by generators having the following characteristics: $PRR \leq 10\text{ MHz}$, $Z_O = 50\ \Omega$, $t_r \leq 2.5\text{ ns}$, $t_f \leq 2.5\text{ ns}$.
 C. t_{PLH} and t_{PHL} are the same as t_{pd} .

Figure 5. Load Circuit and Voltage Waveforms



- NOTES: A. C_L includes probe and jig capacitance.
 B. All input pulses are supplied by generators having the following characteristics: $PRR \leq 10\text{ MHz}$, $Z_O = 50\ \Omega$, $t_r \leq 2.5\text{ ns}$, $t_f \leq 2.5\text{ ns}$.

Figure 6. Load Circuit and Voltage Waveforms

IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.