SN74ALVCHR162601 **18-BIT UNIVERSAL BUS TRANSCEIVER** WITH 3-STATE OUTPUTS

SCES123E - SEPTEMBER 1997 - REVISED FEBRUARY 1999

 Member of the Texas Instruments Widebus™ Family 	DGG, DGV, OR DL PACKAGE (TOP VIEW)	
 EPIC[™] (Enhanced-Performance Implanted CMOS) Submicron Process 	OEAB 1 56 CLKENAB	
 UBT[™] (Universal Bus Transceiver) Combines D-Type Latches and D-Type Flip-Flops for Operation in Transparent, 	A1 [] 3 54]] B1 GND [] 4 53]] GND A2 [] 5 52]] B2	
 Latched, Clocked, or Clock-Enabled Mode Output Ports Have Equivalent 26-Ω Series Resistors, So No External Resistors Are 	A3 [] 6 51 [] B3 V _{CC} [] 7 50 [] V _{CC} A4 [] 8 49 [] B4	
 Required ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V 	A5 0 9 48 0 B5 A6 0 10 47 0 B6 GND 0 11 46 0 GND	
 Using Machine Model (C = 200 pF, R = 0) Latch-Up Performance Exceeds 250 mA Per JESD 17 	A7 [] 12 45 [] B7 A8 [] 13 44 [] B8 A9 [] 14 43 [] B9	
 Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors 	A10 15 42 B10 A11 16 41 B11 A12 17 40 B12	
 Package Options Include Plastic Thin Shrink Small-Outline (DGG), Thin Very Small-Outline (DGV), and 300-mil Shrink Small-Outline (DL) Packages 	GND [] 18 39 [] GND A13 [] 19 38 [] B13 A14 [] 20 37 [] B14 A15 [] 21 36 [] B15	
NOTE: For order entry: The DGG package is abbreviated to G, and the DGV package is abbreviated to V.	V _{CC} [22 35] V _{CC} A16 [23 34] B16 A17 [24 33] B17 GND [25 32] GND	
description	A18 26 31 B18 OEBA 27 30 CLKBA	
This 18-bit universal bus transceiver is designed for 1.65-V to 3.6-V V $_{\rm CC}$ operation.	LEBA [28 29] CLKENBA	

The SN74ALVCHR162601 combines D-type latches and D-type flip-flops to allow data flow in transparent, latched, clocked, and clock-enabled modes.

Data flow in each direction is controlled by output-enable (OEAB and OEBA), latch-enable (LEAB and LEBA), and clock (CLKAB and CLKBA) inputs. The clock can be controlled by the clock-enable (CLKENAB and CLKENBA) inputs. For A-to-B data flow, the device operates in the transparent mode when LEAB is high. When LEAB is low, the A data is latched if CLKAB is held at a high or low logic level. If LEAB is low, the A data is stored in the latch/flip-flop on the low-to-high transition of CLKAB. When OEAB is low, the outputs are active. When OEAB is high, the outputs are in the high-impedance state.

Data flow for B to A is similar to that of A to B but uses OEBA, LEBA, CLKBA, and CLKENBA.

The outputs include equivalent 26- Ω series resistors to reduce overshoot and undershoot.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus, EPIC, and UBT are trademarks of Texas Instruments Incorporated.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warrantly. Production processing does not necessarily include testing of all parameters.



Copyright © 1999. Texas Instruments Incorporated

description (continued)


Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.


The SN74ALVCHR162601 is characterized for operation from -40°C to 85°C.

	I	NPUTS			OUTPUT
CLKENAB	OEAB	LEAB	CLKAB	А	В
Х	Н	Х	Х	Х	Z
Х	L	Н	Х	L	L
Х	L	Н	Х	н	н
н	L	L	Х	Х	в ₀ ‡
L	L	L	\uparrow	L	L
L	L	L	\uparrow	н	н
L	L	L	L or H	Х	в ₀ ‡

[†]A-to-B data flow is shown: B-to-A flow is similar but uses OEBA, LEBA, CLKBA, and CLKENBA. [‡]Output level before the indicated steady-state input conditions were

established





To 17 Other Channels



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, V _{CC}	–0.5 V to 4.6 V
Input voltage range, VI: Except I/O ports (see Note 1)	
I/O ports (see Notes 1 and 2)0.5	V to V _{CC} + 0.5 V
Output voltage range, V _O (see Notes 1 and 2)0.5	V to V _{CC} + 0.5 V
Input clamp current, I _{IK} (V _I < 0)	–50 mA
Output clamp current, I _{OK} (V _O < 0)	–50 mA
Continuous output current, IO	±50 mA
Continuous current through each V _{CC} or GND	±100 mA
Package thermal impedance, θ_{JA} (see Note 3): DGG package	81°C/W
DGV package	
DL package	74°C/W
Storage temperature range, T _{stg}	–65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.

- 2. This value is limited to 4.6 V maximum.
- 3. The package thermal impedance is calculated in accordance with JESD 51.

recommended operating conditions (see Note 4)

			MIN	MAX	UNIT	
VCC	Supply voltage		1.65	3.6	V	
		V _{CC} = 1.65 V to 1.95 V	$0.65 \times V_{CC}$			
VIH	High-level input voltage	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	1.7		V	
		$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$	2			
		V _{CC} = 1.65 V to 1.95 V		$0.35 \times V_{CC}$		
VIL	Low-level input voltage	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		0.7	V	
		V _{CC} = 2.7 V to 3.6 V		0.8		
VI	Input voltage		0	VCC	V	
VO	Output voltage		0	VCC	V	
		V _{CC} = 1.65 V		-2		
1		V _{CC} = 2.3 V		-6	-	
ЮН	High-level output current	$V_{CC} = 2.7 V$		-8	mA	
		V _{CC} = 3 V		-12		
		V _{CC} = 1.65 V		2		
la.		V _{CC} = 2.3 V		6		
IOL	Low-level output current	V _{CC} = 2.7 V		8	mA	
		V _{CC} = 3 V		12		
$\Delta t/\Delta v$	Input transition rise or fall rate		10	ns/V		
TA	Operating free-air temperature		-40	85	°C	

NOTE 4: All unused control inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



SN74ALVCHR162601 **18-BIT UNIVERSAL BUS TRANSCEIVER** WITH 3-STATE OUTPUTS SCES123E - SEPTEMBER 1997 - REVISED FEBRUARY 1999

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	Vcc	MIN	түр†	MAX	UNIT		
	I _{OH} = -100 μA	1.65 V to 3.6 V	V _{CC} -0.	2				
	$I_{OH} = -2 \text{ mA}$	1.65 V	1.2					
	$I_{OH} = -4 \text{ mA}$	2.3 V	1.9					
VOH	I _{OH} = -6 mA	2.3 V	1.7			V		
	IOH = -0 IIIA	3 V	2.4					
	$I_{OH} = -8 \text{ mA}$	2.7 V	2					
V _{OH} V _{OL}	$I_{OH} = -12 \text{ mA}$	3 V	2					
	I _{OL} = 100 μA	1.65 V to 3.6 V			0.2			
V _{OL}	I _{OL} = 2 mA	1.65 V			0.45			
	$I_{OL} = 4 \text{ mA}$	2.3 V			0.4			
		2.3 V			0.55	V		
	$I_{OL} = 6 \text{ mA}$	3 V			0.55			
	I _{OL} = 8 mA	2.7 V			0.6			
	I _{OL} = 12 mA	3 V			0.8	0.8		
lj	$V_{I} = V_{CC}$ or GND	3.6 V			±5	μΑ		
	V _I = 0.58 V	1.65 V	25					
	V _I = 1.07 V	1.05 V	-25					
	$V_{I} = 0.7 V$	2.3 V	45					
l(hold)	V _I = 1.7 V	2.3 V	-45			μA		
	$V_{I} = 0.8 V$	- 3 V	75					
	$V_{I} = 2 V$	3 V	-75					
	$V_{I} = 0$ to 3.6 V [‡]	3.6 V			±500			
IOZ§	$V_{O} = V_{CC}$ or GND	3.6 V			±10	μΑ		
ICC	$V_I = V_{CC}$ or GND, $I_O = 0$	3.6 V			40	μΑ		
Δlcc	One input at V _{CC} – 0.6 V, Other inputs at V _{CC} or GND	3 V to 3.6 V			750	μΑ		
C _i Control in	buts $V_I = V_{CC}$ or GND	3.3 V		4		pF		
Cio A or B po	ts $V_{O} = V_{CC}$ or GND	3.3 V		8		рF		

[†] All typical values are at $V_{CC} = 3.3 \text{ V}$, $T_A = 25^{\circ}\text{C}$. [‡] This is the bus-hold maximum dynamic current. It is the minimum overdrive current required to switch the input from one state to another. $\$ For I/O ports, the parameter I_{OZ} includes the input leakage current.



SN74ALVCHR162601 18-BIT UNIVERSAL BUS TRANSCEIVER WITH 3-STATE OUTPUTS SCES123E – SEPTEMBER 1997 – REVISED FEBRUARY 1999

timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figures 1 through 3)

				V _{CC} =						UNIT		
				MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
fclock	Clock freque	ency			†		150		150		150	MHz
+	Pulse	LE high		†		3.3		3.3		3.3		20
tw	duration	CLK high or low		+		3.3		3.3		3.3		ns
		Data before CLK↑		+		2.3		2.4		2.1		
	O a trum time a		CLK high	+		2		1.6		1.6		
t _{su}	Setup time	up time Data before LE↓	CLK low	+		1.3		1.2		1.1		ns
		CLKEN before CLK [↑]		+		2		2		1.7		
		Data after CLK1		†		0.7		0.7		0.8		
	l la la tina a		CLK high	+		1.3		1.6		1.4		ns
th	Hold time Data after LE↓		CLK low	+		1.7		2		1.7		
		CLKEN after CLK↑		+		0.3		0.5		0.6		

[†] This information was not available at the time of publication.

switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figures 1 through 3)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} =	$V_{CC} = 1.8 V \qquad V_{CC} = 2.5 V \\ \pm 0.2 V \\ + 0.2 V \qquad V_{CC} = 2.5 V \\ \pm 0.2 V \\ + 0.2 V $		V _{CC} =	2.7 V	V _{CC} = ± 0.3	3.3 V 3 V	UNIT	
		(001101)	MIN	TYP	MIN	MAX	MIN	MAX	MIN	MAX	
f _{max}			†		150		150		150		MHz
	A or B			†	1	4.8		5.1	1	4.4	
^t pd	LEAB or LEBA	B or A		†	1	5.5		5.8	1	5.1	ns
	CLKAB or CLKBA			†	1.2	5.9		6.3	1.4	5.4	
t _{en}	OEAB or OEBA	B or A		†	1.1	6.3		6.6	1.1	5.6	ns
^t dis	OEAB or OEBA	B or A		†	1	4.2		5.1	1.6	4.7	ns

[†] This information was not available at the time of publication.


operating characteristics, $T_A = 25^{\circ}C$

PARAMETER		TEST CONDITIONS	V _{CC} = 1.8 V	V _{CC} = 2.5 V	V _{CC} = 3.3 V	UNIT	
	FARAMETER			TYP	TYP	TYP	UNIT
	Power dissipation	Outputs enabled	C ₁ = 0. f = 10 MHz	†	56	63	рF
Cpd	capacitance	Outputs disabled	$C_{L} = 0$, $f = 10 MHz$	†	12	13	рг

[†] This information was not available at the time of publication.




SN74ALVCHR162601 **18-BIT UNIVERSAL BUS TRANSCEIVER** WITH 3-STATE OUTPUTS



SCES123E - SEPTEMBER 1997 - REVISED FEBRUARY 1999


NOTES: A. CL includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , t_f \leq 2 ns, t_f \leq 2 ns.
- D. The outputs are measured one at a time with one transition per measurement.
- E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
- F. tpzL and tpzH are the same as ten.
- G. t_{PLH} and t_{PHL} are the same as t_{pd} .





SN74ALVCHR162601 18-BIT UNIVERSAL BUS TRANSCEIVER WITH 3-STATE OUTPUTS SCES123E – SEPTEMBER 1997 – REVISED FEBRUARY 1999




NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , t_f \leq 2 ns, t_f \leq 2 ns.
- D. The outputs are measured one at a time with one transition per measurement.
- E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
- F. t_{PZL} and t_{PZH} are the same as t_{en} .
- G. t_{PLH} and t_{PHL} are the same as t_{pd} .

Figure 2. Load Circuit and Voltage Waveforms




SN74ALVCHR162601 **18-BIT UNIVERSAL BUS TRANSCEIVER** WITH 3-STATE OUTPUTS SCES123E - SEPTEMBER 1997 - REVISED FEBRUARY 1999



NOTES: A. CL includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control. C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , t_f \leq 2.5 ns, t_f \leq 2.5 ns.
- D. The outputs are measured one at a time with one transition per measurement.
- E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
- F. tpzL and tpzH are the same as ten.
- G. tPLH and tPHL are the same as tpd.





IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1999, Texas Instruments Incorporated