

# SN54ALVTH16601, SN74ALVTH16601 2.5-V/3.3-V 18-BIT UNIVERSAL BUS TRANSCEIVER WITH 3-STATE OUTPUTS

SCES143A – SEPTEMBER 1998 – REVISED JULY 1999

- **UBT™ (Universal Bus Transceiver)**  
Combines D-Type Latches and D-Type Flip-Flops for Operation in Transparent, Latched, Clocked, or Clock-Enabled Mode
- **State-of-the-Art Advanced BiCMOS Technology (ABT) Widebus™ Design** for 2.5-V and 3.3-V Operation and Low Static-Power Dissipation
- **Support Mixed-Mode Signal Operation (5-V Input and Output Voltages With 2.3-V to 3.6-V V<sub>CC</sub>)**
- **Typical V<sub>OLP</sub> (Output Ground Bounce) <0.8 V** at V<sub>CC</sub> = 3.3 V, T<sub>A</sub> = 25°C
- **High-Drive (–24/24 mA at 2.5-V and –32/64 mA at 3.3-V V<sub>CC</sub>)**
- **I<sub>off</sub> and Power-Up 3-State Support Hot Insertion**
- **Use Bus Hold on Data Inputs in Place of External Pullup/Pulldown Resistors to Prevent the Bus From Floating**
- **Auto3-State Eliminates Bus Current Loading When Output Exceeds V<sub>CC</sub> + 0.5 V**
- **Flow-Through Architecture Facilitates Printed Circuit Board Layout**
- **Distributed V<sub>CC</sub> and GND Pin Configuration Minimizes High-Speed Switching Noise**
- **ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)**
- **Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II**
- **Package Options Include Plastic Shrink Small-Outline (DL), Thin Shrink Small-Outline (DGG), Thin Very Small-Outline (DGV) Packages, and 380-mil Fine-Pitch Ceramic Flat (WD) Package**

NOTE: For tape and reel order entry:

The DGG package is abbreviated to GR and the DGV package is abbreviated to VR.

## description

The 'ALVTH16601 devices are 18-bit universal bus transceivers designed for 2.5-V or 3.3-V V<sub>CC</sub> operation, but with the capability to provide a TTL interface to a 5-V system environment.

The devices combine D-type latches and D-type flip-flops to allow data flow in transparent, latched, and clocked modes.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.


UBT and Widebus are trademarks of Texas Instruments Incorporated.

UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN54ALVTH16601 . . . WD PACKAGE  
SN74ALVTH16601 . . . DGG, DGV, OR DL PACKAGE  
(TOP VIEW)



Copyright © 1999, Texas Instruments Incorporated

**SN54ALVTH16601, SN74ALVTH16601**  
**2.5-V/3.3-V 18-BIT UNIVERSAL BUS TRANSCEIVER**  
**WITH 3-STATE OUTPUTS**

SCES143A – SEPTEMBER 1998 – REVISED JULY 1999

**description (continued)**

Data flow in each direction is controlled by output-enable ( $\overline{OEAB}$  and  $\overline{OEBA}$ ), latch-enable ( $\overline{LEAB}$  and  $\overline{LEBA}$ ), and clock ( $\overline{CLKAB}$  and  $\overline{CLKBA}$ ) inputs. The clock can be controlled by the clock-enable ( $\overline{CLKENAB}$  and  $\overline{CLKENBA}$ ) inputs. For A-to-B data flow, the device operates in the transparent mode when  $\overline{LEAB}$  is high. When  $\overline{LEAB}$  is low, the A data is latched if  $\overline{CLKAB}$  is held at a high or low logic level. If  $\overline{LEAB}$  is low, the A data is stored in the latch/flip-flop on the low-to-high transition of  $\overline{CLKAB}$ . Output enable  $\overline{OEAB}$  is active low. When  $\overline{OEAB}$  is low, the outputs are active. When  $\overline{OEAB}$  is high, the outputs are in the high-impedance state.

Data flow for B to A is similar to that of A to B, but uses  $\overline{OEBA}$ ,  $\overline{LEBA}$ ,  $\overline{CLKBA}$ , and  $\overline{CLKENBA}$ .

This device is fully specified for hot-insertion applications using  $I_{off}$  and power-up 3-state. The  $I_{off}$  circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down. The power-up 3-state circuitry places the outputs in the high-impedance state during power up and power down, which prevents driver conflict.

When  $V_{CC}$  is between 0 and 1.2 V, the device is in the high-impedance state during power up or power down. However, to ensure the high-impedance state above 1.2 V,  $\overline{OE}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

The SN54ALVTH16601 is characterized for operation over the full military temperature range of  $-55^{\circ}\text{C}$  to  $125^{\circ}\text{C}$ . The SN74ALVTH16601 is characterized for operation from  $-40^{\circ}\text{C}$  to  $85^{\circ}\text{C}$ .

**FUNCTION TABLE†**

INPUTS					OUTPUT
$\overline{CLKENAB}$	$\overline{OEAB}$	$\overline{LEAB}$	$\overline{CLKAB}$	A	B
X	H	X	X	X	Z
X	L	H	X	L	L
X	L	H	X	H	H
H	L	L	X	X	$B_0^{\ddagger}$
H	L	L	X	X	$B_0^{\ddagger}$
L	L	L	↑	L	L
L	L	L	↑	H	H
L	L	L	L or H	X	$B_0^{\ddagger}$

† A-to-B data flow is shown; B-to-A flow is similar but uses  $\overline{OEBA}$ ,  $\overline{LEBA}$ ,  $\overline{CLKBA}$ , and  $\overline{CLKENBA}$ .


‡ Output level before the indicated steady-state input conditions were established



SN54ALVTH16601, SN74ALVTH16601  
 2.5-V/3.3-V 18-BIT UNIVERSAL BUS TRANSCEIVER  
 WITH 3-STATE OUTPUTS

SCES143A – SEPTEMBER 1998 – REVISED JULY 1999

logic diagram (positive logic)



# SN54ALVTH16601, SN74ALVTH16601

## 2.5-V/3.3-V 18-BIT UNIVERSAL BUS TRANSCEIVER

### WITH 3-STATE OUTPUTS

SCES143A – SEPTEMBER 1998 – REVISED JULY 1999

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, $V_{CC}$	–0.5 V to 4.6 V
Input voltage range, $V_I$ (see Note 1)	–0.5 V to 7 V
Voltage range applied to any output in the high or power-off state, $V_O$ (see Note 1)	–0.5 V to 7 V
Output current in the low state, $I_O$ : SN54ALVTH16601	96 mA
SN74ALVTH16601	128 mA
Output current in the high state, $I_O$ : SN54ALVTH16601	–48 mA
SN74ALVTH16601	–64 mA
Input clamp current, $I_{IK}$ ( $V_I < 0$ )	–50 mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ )	–50 mA
Package thermal impedance, $\theta_{JA}$ (see Note 2): DGG package	81°C/W
DGV package	86°C/W
DL package	74°C/W
Storage temperature range, $T_{stg}$	–65°C to 150°C

† Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.  
2. The package thermal impedance is calculated in accordance with JESD 51.

#### recommended operating conditions, $V_{CC} = 2.5\text{ V} \pm 0.2\text{ V}$ (see Note 3)

	SN54ALVTH16601			SN74ALVTH16601			UNIT
	MIN	TYP	MAX	MIN	TYP	MAX	
$V_{CC}$ Supply voltage	2.3		2.7	2.3		2.7	V
$V_{IH}$ High-level input voltage	1.7			1.7			V
$V_{IL}$ Low-level input voltage			0.7			0.7	V
$V_I$ Input voltage	0	$V_{CC}$	5.5	0	$V_{CC}$	5.5	V
$I_{OH}$ High-level output current			–6			–8	mA
$I_{OL}$ Low-level output current			6			8	mA
			18			24	
$\Delta t/\Delta v$ Input transition rise or fall rate			10			10	ns/V
$\Delta t/\Delta V_{CC}$ Power-up ramp rate	200			200			$\mu\text{s/V}$
$T_A$ Operating free-air temperature	–55		125	–40		85	°C

NOTE 3: All unused control inputs of the device must be held at  $V_{CC}$  or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.

# SN54ALVTH16601, SN74ALVTH16601 2.5-V/3.3-V 18-BIT UNIVERSAL BUS TRANSCEIVER WITH 3-STATE OUTPUTS

SCES143A – SEPTEMBER 1998 – REVISED JULY 1999

**recommended operating conditions,  $V_{CC} = 3.3\text{ V} \pm 0.3\text{ V}$  (see Note 3)**

		SN54ALVTH16601			SN74ALVTH16601			UNIT
		MIN	TYP	MAX	MIN	TYP	MAX	
$V_{CC}$	Supply voltage	3		3.6	3		3.6	V
$V_{IH}$	High-level input voltage	2			2			V
$V_{IL}$	Low-level input voltage			0.8			0.8	V
$V_I$	Input voltage	0	$V_{CC}$	5.5	0	$V_{CC}$	5.5	V
$I_{OH}$	High-level output current			-24			-32	mA
$I_{OL}$	Low-level output current			24			32	mA
	Low-level output current; current duty cycle $\leq 50\%$ ; $f \geq 1\text{ kHz}$			48			64	
$\Delta t/\Delta v$	Input transition rise or fall rate			10			10	ns/V
$\Delta t/\Delta V_{CC}$	Power-up ramp rate	200			200			$\mu\text{s/V}$
$T_A$	Operating free-air temperature	-55		125	-40		85	$^{\circ}\text{C}$

NOTE 3: All unused control inputs of the device must be held at  $V_{CC}$  or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

# SN54ALVTH16601, SN74ALVTH16601

## 2.5-V/3.3-V 18-BIT UNIVERSAL BUS TRANSCEIVER

### WITH 3-STATE OUTPUTS

SCES143A – SEPTEMBER 1998 – REVISED JULY 1999

electrical characteristics over recommended operating free-air temperature range,  
 $V_{CC} = 2.5 \text{ V} \pm 0.2 \text{ V}$  (unless otherwise noted)

PARAMETER	TEST CONDITIONS	SN54ALVTH16601			SN74ALVTH16601			UNIT	
		MIN	TYP†	MAX	MIN	TYP†	MAX		
$V_{IK}$	$V_{CC} = 2.3 \text{ V}$ , $I_I = -18 \text{ mA}$			-1.2			-1.2	V	
$V_{OH}$	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$ , $I_{OH} = -100 \mu\text{A}$	$V_{CC}-0.2$			$V_{CC}-0.2$			V	
	$V_{CC} = 2.3 \text{ V}$	$I_{OH} = -6 \text{ mA}$			1.8				
		$I_{OH} = -8 \text{ mA}$			1.8				
$V_{OL}$	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$ , $I_{OL} = 100 \mu\text{A}$				0.2			V	
	$V_{CC} = 2.3 \text{ V}$	$I_{OL} = 6 \text{ mA}$			0.4				
		$I_{OL} = 8 \text{ mA}$			0.4				
		$I_{OL} = 18 \text{ mA}$			0.5				
		$I_{OL} = 24 \text{ mA}$			0.5				
$V_{RST}‡$	$V_{CC} = 2.7 \text{ V}$	$I_O = 1 \text{ mA}$ , $V_I = V_{CC} \text{ or GND}$			0.55			V	
$I_I$	Control inputs	$V_{CC} = 2.7 \text{ V}$ , $V_I = V_{CC} \text{ or GND}$		$\pm 1$		$\pm 1$		$\mu\text{A}$	
		$V_{CC} = 0 \text{ or } 2.7 \text{ V}$ , $V_I = 5.5 \text{ V}$		10		10			
	A or B ports	$V_{CC} = 2.7 \text{ V}$	$V_I = 5.5 \text{ V}$		10		10		
			$V_I = V_{CC}$		1		1		
		$V_I = 0$		-5		-5			
$I_{off}$	$V_{CC} = 0$ , $V_I \text{ or } V_O = 0 \text{ to } 4.5 \text{ V}$				$\pm 100$			$\mu\text{A}$	
$I_{BHL}§$	$V_{CC} = 2.3 \text{ V}$ , $V_I = 0.7 \text{ V}$	115			115			$\mu\text{A}$	
$I_{BHH}¶$	$V_{CC} = 2.3 \text{ V}$ , $V_I = 1.7 \text{ V}$	-10			-10			$\mu\text{A}$	
$I_{BHLO}\#$	$V_{CC} = 2.7 \text{ V}$ , $V_I = 0 \text{ to } V_{CC}$	300			300			$\mu\text{A}$	
$I_{BHHO}  $	$V_{CC} = 2.7 \text{ V}$ , $V_I = 0 \text{ to } V_{CC}$	-300			-300			$\mu\text{A}$	
$I_{EX}\star$	$V_{CC} = 2.3 \text{ V}$ , $V_O = 5.5 \text{ V}$	125			125			$\mu\text{A}$	
$I_{OZ(PU/PD)}\square$	$V_{CC} \leq 1.2 \text{ V}$ , $V_O = 0.5 \text{ V to } V_{CC}$ , $V_I = \text{GND or } V_{CC}$ , $\overline{OE} = \text{don't care}$	$\pm 100$			$\pm 100$			$\mu\text{A}$	
$I_{CC}$	$V_{CC} = 2.7 \text{ V}$ , $I_O = 0$ , $V_I = V_{CC} \text{ or GND}$	Outputs high		0.04	0.1	0.04	0.1	mA	
		Outputs low		2.5	4.5	2.5	4.5		
		Outputs disabled		0.04	0.1	0.04	0.1		
$C_i$	$V_{CC} = 2.5 \text{ V}$ , $V_I = 2.5 \text{ V or } 0$	3			3			pF	
$C_{io}$	$V_{CC} = 2.5 \text{ V}$ , $V_O = 2.5 \text{ V or } 0$	7			7			pF	

† All typical values are at  $V_{CC} = 2.5 \text{ V}$ ,  $T_A = 25^\circ\text{C}$ .

‡ Data must not be loaded into the flip-flops/latches after applying power.

§ The bus-hold circuit can sink at least the minimum low sustaining current at  $V_{IL}$  max.  $I_{BHL}$  should be measured after lowering  $V_{IN}$  to GND and then raising it to  $V_{IL}$  max.

¶ The bus-hold circuit can source at least the minimum high sustaining current at  $V_{IH}$  min.  $I_{BHH}$  should be measured after raising  $V_{IN}$  to  $V_{CC}$  and then lowering it to  $V_{IH}$  min.

# An external driver must source at least  $I_{BHLO}$  to switch this node from low to high.

|| An external driver must sink at least  $I_{BHHO}$  to switch this node from high to low.

☆ Current into an output in the high state when  $V_O > V_{CC}$

□ High-impedance state during power up or power down

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

# SN54ALVTH16601, SN74ALVTH16601 2.5-V/3.3-V 18-BIT UNIVERSAL BUS TRANSCEIVER WITH 3-STATE OUTPUTS

SCES143A – SEPTEMBER 1998 – REVISED JULY 1999

**electrical characteristics over recommended operating free-air temperature range,  
V<sub>CC</sub> = 3.3 V ± 0.3 V (unless otherwise noted)**

PARAMETER		TEST CONDITIONS	SN54ALVTH16601			SN74ALVTH16601			UNIT	
			MIN	TYP†	MAX	MIN	TYP†	MAX		
V <sub>IK</sub>		V <sub>CC</sub> = 3 V, I <sub>I</sub> = -18 mA	-1.2			-1.2			V	
V <sub>OH</sub>		V <sub>CC</sub> = 3 V to 3.6 V, I <sub>OH</sub> = -100 μA	V <sub>CC</sub> -0.2			V <sub>CC</sub> -0.2			V	
		V <sub>CC</sub> = 3 V, I <sub>OH</sub> = -24 mA	2							
		V <sub>CC</sub> = 3 V, I <sub>OH</sub> = -32 mA				2				
V <sub>OL</sub>		V <sub>CC</sub> = 3 V to 3.6 V, I <sub>OL</sub> = 100 μA				0.2			V	
		V <sub>CC</sub> = 3 V	I <sub>OL</sub> = 16 mA				0.4			
			I <sub>OL</sub> = 24 mA				0.5			
			I <sub>OL</sub> = 32 mA				0.5			
			I <sub>OL</sub> = 48 mA				0.55			
			I <sub>OL</sub> = 64 mA				0.55			
V <sub>RST‡</sub>		V <sub>CC</sub> = 3.6 V, I <sub>O</sub> = 1 mA, V <sub>I</sub> = V <sub>CC</sub> or GND				0.55			V	
I <sub>I</sub>	Control inputs	V <sub>CC</sub> = 3.6 V, V <sub>I</sub> = V <sub>CC</sub> or GND				±1			μA	
		V <sub>CC</sub> = 0 or 3.6 V, V <sub>I</sub> = 5.5 V				10				
	A or B ports	V <sub>CC</sub> = 3.6 V, V <sub>I</sub> = 5.5 V				10				
		V <sub>CC</sub> = 3.6 V, V <sub>I</sub> = V <sub>CC</sub>				1				
		V <sub>CC</sub> = 3.6 V, V <sub>I</sub> = 0				-5				
I <sub>off</sub>		V <sub>CC</sub> = 0, V <sub>I</sub> or V <sub>O</sub> = 0 to 4.5 V				±100			μA	
I <sub>BHL</sub> §		V <sub>CC</sub> = 3 V, V <sub>I</sub> = 0.8 V	75			75			μA	
I <sub>BHH</sub> ¶		V <sub>CC</sub> = 3 V, V <sub>I</sub> = 2 V	-75			-75			μA	
I <sub>BHLO</sub> #		V <sub>CC</sub> = 3.6 V, V <sub>I</sub> = 0 to V <sub>CC</sub>	500			500			μA	
I <sub>BHHO</sub>		V <sub>CC</sub> = 3.6 V, V <sub>I</sub> = 0 to V <sub>CC</sub>	-500			-500			μA	
I <sub>EX</sub> *		V <sub>CC</sub> = 3 V, V <sub>O</sub> = 5.5 V				125			μA	
I <sub>OZ(PU/PD)</sub> □		V <sub>CC</sub> ≤ 1.2 V, V <sub>O</sub> = 0.5 V to V <sub>CC</sub> , V <sub>I</sub> = GND or V <sub>CC</sub> , OE = don't care				±100			μA	
I <sub>CC</sub>		V <sub>CC</sub> = 3.6 V, I <sub>O</sub> = 0, V <sub>I</sub> = V <sub>CC</sub> or GND	Outputs high		0.06 0.1		0.06 0.1		mA	
			Outputs low		3.5 5		3.5 5			
			Outputs disabled		0.06 0.1		0.06 0.1			
ΔI <sub>CC</sub> ◇		V <sub>CC</sub> = 3 V to 3.6 V, One input at V <sub>CC</sub> - 0.6 V, Other inputs at V <sub>CC</sub> or GND				0.4			mA	
C <sub>i</sub>		V <sub>CC</sub> = 3.3 V, V <sub>I</sub> = 3.3 V or 0	3			3			pF	
C <sub>io</sub>		V <sub>CC</sub> = 3.3 V, V <sub>O</sub> = 3.3 V or 0	7			7			pF	

† All typical values are at V<sub>CC</sub> = 3.3 V, T<sub>A</sub> = 25°C.

‡ Data must not be loaded into the flip-flops/latches after applying power.

§ The bus-hold circuit can sink at least the minimum low sustaining current at V<sub>IL</sub> max. I<sub>BHL</sub> should be measured after lowering V<sub>IN</sub> to GND and then raising it to V<sub>IL</sub> max.

¶ The bus-hold circuit can source at least the minimum high sustaining current at V<sub>IH</sub> min. I<sub>BHH</sub> should be measured after raising V<sub>IN</sub> to V<sub>CC</sub> and then lowering it to V<sub>IH</sub> min.

# An external driver must source at least I<sub>BHLO</sub> to switch this node from low to high.

|| An external driver must sink at least I<sub>BHHO</sub> to switch this node from high to low.

\* Current into an output in the high state when V<sub>O</sub> > V<sub>CC</sub>

□ High-impedance state during power up or power down

◇ This is the increase in supply current for each input that is at the specified TTL voltage level rather than V<sub>CC</sub> or GND.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

**SN54ALVTH16601, SN74ALVTH16601**  
**2.5-V/3.3-V 18-BIT UNIVERSAL BUS TRANSCEIVER**  
**WITH 3-STATE OUTPUTS**

SCES143A – SEPTEMBER 1998 – REVISED JULY 1999

**timing requirements over recommended operating free-air temperature range,  $V_{CC} = 2.5\text{ V} \pm 0.2\text{ V}$  (unless otherwise noted) (see Figure 1)**

			SN54ALVTH16601		SN74ALVTH16601		UNIT
			MIN	MAX	MIN	MAX	
$f_{\text{clock}}$	Clock frequency		150		150		MHz
$t_w$	Pulse duration	LE high	1.8		1.8		ns
		CLK high or low	2.3		2.3		
$t_{\text{su}}$	A or B before CLK $\uparrow$	Data high	4		4		ns
		Data low	5.2		5.2		
	A or B before LE $\downarrow$	CLK high	0.7		0.7		
		CLK low	0.9		0.9		
	$\overline{\text{CLKEN}}$ before CLK $\uparrow$	Data high	1.7		1.7		
		Data low	2.3		2.3		
$t_h$	A or B after CLK $\uparrow$	Data high	0.5		0.5		ns
		Data low	0.5		0.5		
	A or B after LE $\downarrow$	CLK high	2.3		2.3		
		CLK low	2.4		2.4		
	$\overline{\text{CLKEN}}$ after CLK $\uparrow$	Data high	0.5		0.5		
		Data low	0.5		0.5		

**timing requirements over recommended operating free-air temperature range,  $V_{CC} = 3.3\text{ V} \pm 0.3\text{ V}$  (unless otherwise noted) (see Figure 2)**

			SN54ALVTH16601		SN74ALVTH16601		UNIT
			MIN	MAX	MIN	MAX	
$f_{\text{clock}}$	Clock frequency		150		150		MHz
$t_w$	Pulse duration	LE high	1.8		1.8		ns
		CLK high or low	2.3		2.3		
$t_{\text{su}}$	A or B before CLK $\uparrow$	Data high	2.4		2.4		ns
		Data low	3.8		3.8		
	A or B before LE $\downarrow$	CLK high	1		1		
		CLK low	0.6		0.6		
	$\overline{\text{CLKEN}}$ before CLK $\uparrow$	Data high	1.4		1.4		
		Data low	1.9		1.9		
$t_h$	A or B after CLK $\uparrow$	Data high	0.5		0.5		ns
		Data low	0.5		0.5		
	A or B after LE $\downarrow$	CLK high	2		2		
		CLK low	2.3		2.3		
	$\overline{\text{CLKEN}}$ after CLK $\uparrow$	Data high	0.6		0.6		
		Data low	0.5		0.5		

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265



# SN54ALVTH16601, SN74ALVTH16601 2.5-V/3.3-V 18-BIT UNIVERSAL BUS TRANSCEIVER WITH 3-STATE OUTPUTS

SCES143A – SEPTEMBER 1998 – REVISED JULY 1999

switching characteristics over recommended operating free-air temperature range,  $C_L = 30$  pF,  $V_{CC} = 2.5$  V  $\pm$  0.2 V (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	SN54ALVTH16601		SN74ALVTH16601		UNIT
			MIN	MAX	MIN	MAX	
$f_{max}$			150		150		MHz
$t_{PLH}$	B or A	A or B	1.1	4.1	1.1	4.1	ns
$t_{PHL}$			1.6	4.8	1.6	4.8	
$t_{PLH}$	LEBA or LEAB	A or B	2.1	5	2.1	5	ns
$t_{PHL}$			2.4	5.4	2.4	5.4	
$t_{PLH}$	CLKBA or CLKAB	A or B	2	5	2	5	ns
$t_{PHL}$			2.5	5.9	2.5	5.9	
$t_{PZH}$	$\overline{OEBA}$ or OEAB	A or B	1.2	4.8	1.2	4.8	ns
$t_{PZL}$			1	4.6	1	4.6	
$t_{PHZ}$	$\overline{OEBA}$ or OEAB	A or B	1.2	5.2	1.2	5.2	ns
$t_{PLZ}$			1	3.9	1	3.9	

switching characteristics over recommended operating free-air temperature range,  $C_L = 50$  pF,  $V_{CC} = 3.3$  V  $\pm$  0.3 V (unless otherwise noted) (see Figure 2)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	SN54ALVTH16601		SN74ALVTH16601		UNIT
			MIN	MAX	MIN	MAX	
$f_{max}$			150		150		MHz
$t_{PLH}$	B or A	A or B	1.4	3.9	1.4	3.9	ns
$t_{PHL}$			1.1	3.9	1.1	3.9	
$t_{PLH}$	LEBA or LEAB	A or B	2	4.6	2	4.6	ns
$t_{PHL}$			2.1	4.6	2.1	4.6	
$t_{PLH}$	CLKBA or CLKAB	A or B	1.9	4.5	1.9	4.5	ns
$t_{PHL}$			2.2	4.6	2.2	4.6	
$t_{PZH}$	$\overline{OEBA}$ or OEAB	A or B	1	4.2	1	4.2	ns
$t_{PZL}$			1	4.4	1	4.4	
$t_{PHZ}$	$\overline{OEBA}$ or OEAB	A or B	1.8	5.3	1.8	5.3	ns
$t_{PLZ}$			1.7	4.6	1.7	4.6	

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.




POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

**SN54ALVTH16601, SN74ALVTH16601**  
**2.5-V/3.3-V 18-BIT UNIVERSAL BUS TRANSCEIVER**  
**WITH 3-STATE OUTPUTS**

SCES143A – SEPTEMBER 1998 – REVISED JULY 1999


**PARAMETER MEASUREMENT INFORMATION**

$V_{CC} = 2.5\text{ V} \pm 0.2\text{ V}$





**LOAD CIRCUIT**




TEST	S1
$t_{PLH}/t_{PHL}$	Open
$t_{PLZ}/t_{PZL}$	2 $\times V_{CC}$
$t_{PHZ}/t_{PZH}$	GND




**VOLTAGE WAVEFORMS PULSE DURATION**



**VOLTAGE WAVEFORMS SETUP AND HOLD TIMES**



**VOLTAGE WAVEFORMS PROPAGATION DELAY TIMES**



**VOLTAGE WAVEFORMS ENABLE AND DISABLE TIMES**

- NOTES: A.  $C_L$  includes probe and jig capacitance.  
 B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.  
 C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq 10\text{ MHz}$ ,  $Z_O = 50\ \Omega$ ,  $t_r \leq 2\text{ ns}$ ,  $t_f \leq 2\text{ ns}$ .  
 D. The outputs are measured one at a time with one transition per measurement.


**Figure 1. Load Circuit and Voltage Waveforms**

# SN54ALVTH16601, SN74ALVTH16601 2.5-V/3.3-V 18-BIT UNIVERSAL BUS TRANSCEIVER WITH 3-STATE OUTPUTS

SCES143A – SEPTEMBER 1998 – REVISED JULY 1999


## PARAMETER MEASUREMENT INFORMATION

$V_{CC} = 3.3\text{ V} \pm 0.3\text{ V}$




LOAD CIRCUIT


TEST	S1
$t_{PLH}/t_{PHL}$	Open
$t_{PLZ}/t_{PZL}$	6 V
$t_{PHZ}/t_{PZH}$	GND




VOLTAGE WAVEFORMS  
SETUP AND HOLD TIMES



VOLTAGE WAVEFORMS  
PROPAGATION DELAY TIMES  
INVERTING AND NONINVERTING OUTPUTS



VOLTAGE WAVEFORMS  
PULSE DURATION



VOLTAGE WAVEFORMS  
ENABLE AND DISABLE TIMES  
LOW- AND HIGH-LEVEL ENABLING

- NOTES: A.  $C_L$  includes probe and jig capacitance.  
 B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.  
 C. All input pulses are supplied by generators having the following characteristics:  $PRR \leq 10\text{ MHz}$ ,  $Z_O = 50\ \Omega$ ,  $t_r \leq 2.5\text{ ns}$ ,  $t_f \leq 2.5\text{ ns}$ .  
 D. The outputs are measured one at a time with one transition per measurement.

Figure 2. Load Circuit and Voltage Waveforms

## **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.