
SCAS120A - MARCH 1990 - REVISED APRIL 1996

- **Members of the Texas Instruments** Widebus™ Family
- 3-State Outputs Drive Bus Lines or Buffer **Memory Address Registers**
- Flow-Through Architecture Optimizes PCB Layout
- Distributed V_{CC} and GND Configuration **Minimizes High-Speed Switching Noise**
- **EPIC** ™ (Enhanced-Performance Implanted CMOS) 1-µm Process
- 500-mA Typical Latch-Up Immunity at 125°C
- Package Options Include Plastic 300-mil Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages Using 25-mil Center-to-Center Pin Spacings, and 380-mil Fine-Pitch Ceramic Flat (WD) Packages **Using 25-mil Center-to-Center Pin Spacings**

description

The 'AC16244 are 16-bit buffers/line drivers designed specifically to improve both the performance and density of 3-state memory address drivers, clock drivers, and bus-oriented receivers and transmitters. They can be used as four 4-bit buffers, two 8-bit buffers, or one 16-bit buffer. These devices provide true outputs and symmetrical active-low output-enable (OE) inputs. When \overline{OE} is low, the device passes noninverted data from the A inputs to the Y outputs. When \overline{OE} is high, the outputs are in the high-impedance state.

54AC16244 . . . WD PACKAGE 74AC16244 . . . DGG OR DL PACKAGE (TOP VIEW)



The 74AC16244 is packaged in the TI's shrink small-outline package, which provides twice the I/O pin count and functionality of standard small-outline packages in the same printed-circuit-board area.

The 54AC16244 is characterized for operation over the full military temperature range of -55°C to 125°C. The 74AC16244 is characterized for operation from -40°C to 85°C.

FUNCTION TABLE (each driver)

INPU	JTS	OUTPUT
OE	Α	Υ
L	Н	Н
L	L	L
Н	Χ	Z




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC and Widebus are trademarks of Texas Instruments Incorporated.

STRUMENTS


logic symbol†





[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.




logic diagram (positive logic)









absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V_{CC} Input voltage range, V_{I} (see Note 1) Output voltage range, V_{O} (see Note 1) Input clamp current, I_{IK} (V_{I} < 0 or V_{I} > V_{CC}) Output clamp current, I_{OK} (V_{O} < 0 or V_{O} > V_{CC}) Continuous output current, I_{O} (V_{O} = 0 to V_{CC}) Continuous current through V_{CC} or GND	$ \begin{array}{llllllllllllllllllllllllllllllllllll$
Maximum power dissipation at $T_A = 55$ °C (in still air) (see Note 2): DGG package .	
· ·	1.2 W
Storage temperature range, T _{stg}	–65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

2. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils.



54AC16244, 74AC16244 16-BIT BUFFERS/LINE DRIVERS WITH 3-STATE OUTPUTS

SCAS120A - MARCH 1990 - REVISED APRIL 1996

recommended operating conditions (see Note 3)

			54	54AC16244			74AC16244			
			MIN	NOM	MAX	MIN	NOM	MAX	UNIT	
VCC	Supply voltage (see Note 4)		3	5	5.5	3	5	5.5	V	
		V _{CC} = 3 V	2.1			2.1				
VIH	High-level input voltage	$V_{CC} = 4.5 \text{ V}$	3.15			3.15			V	
		V _{CC} = 5.5 V	3.85			3.85				
V _{IL}		VCC = 3 V		Ä	0.9			0.9		
	Low-level input voltage	V _{CC} = 4.5 V		//	1.35			1.35	V	
		V _{CC} = 5.5 V		3/4	1.65			1.65		
VI	Input voltage		0	D	VCC	0		VCC	V	
۷o	Output voltage		0	5	Vcc	0		Vcc	V	
		VCC = 3 V		5	-4			-4		
loH	High-level output current	V _{CC} = 4.5 V		0	-24			-24	mA	
		V _{CC} = 5.5 V	Q	ζ	-24			-24		
		V _{CC} = 3 V			12			12		
lOL	Low-level output current	V _{CC} = 4.5 V			24			24	mA	
		V _{CC} = 5.5 V			24			24		
Δt/Δν	Input transition rise or fall rate		0		10	0		10	ns/V	
TA	Operating free-air temperature		-55		125	-40		85	°C	

NOTES: 3. Unused inputs should be tied to V_{CC} through a pullup resistor of approximately 5 k Ω or greater to prevent them from floating.

4. All V_{CC} and GND pins must be connected to the proper voltage supply.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

DADAMETER	TEST CONDITIONS	V	T,	Δ = 25°C	;	54AC16244		74AC16244		UNIT
PARAMETER		Vcc	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNII
	I _{OH} = -50 μA	3 V	2.9			2.9		2.9		
		4.5 V	4.4			4.4		4.4		
		5.5 V	5.4			5.4		5.4		
Voн	I _{OH} = -4 mA	3 V	2.58			2.48		2.48		V
	04.004	4.5 V	3.94			3.8		3.8		
	I _{OH} = -24 mA	5.5 V	4.94			4.8	Ξħ	4.8		
	I _{OH} = -75 mA [†]	5.5 V				3.85	VII.	3.85		
	I _{OL} = -50 μA	3 V			0.1		0.1		0.1	
		4.5 V			0.1		0.1		0.1	
		5.5 V			0.1	Cy	0.1		0.1	
VOL	I _{OL} = 12 mA	3 V			0.36	ης	0.44		0.44	
	1- 24 mA	4.5 V			0.36	70,	0.44		0.44	
	$I_{OL} = 24 \text{ mA}$	5.5 V			0.36	PA	0.44		0.44	
	I _{OL} = 75 mA [†]	5.5 V					1.65		1.65	
lį	V _I = V _{CC} or GND	5.5 V			±0.1		±1		±1	μΑ
loz	V _I = V _{CC} or GND	5.5 V			±0.5		±5		±5	μΑ
lcc	$V_I = V_{CC}$ or GND, $I_O = 0$	5.5 V			8		80		80	μΑ
Ci	V _I = V _{CC} or GND	5 V		4.5						n.E
Co	V _I = V _{CC} or GND	5 V		12						pF

[†] Not more than one output should be tested at a time, and the duration of the test should not exceed 10 ms.



switching characteristics over recommended operating free-air temperature range, V_{CC} = 3.3 V \pm 0.3 V (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	TO (OUTPUT)	FROM TO TA = 25°C		;	54AC16244		74AC16244		UNIT
	(INPUT)		MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
t _{PLH}	А	Y	2	7.1	9.4	2	10.8	2	10.8	ns
^t PHL			2.4	8.3	10.7	2.4	11.8	2.4	11.8] "]
^t PZH	ŌĒ	Y	2.2	7.5	10	2.2	11.5	2.2	11.5	no
t _{PZL}			2.9	10.4	13	2.9	14.6	2.9	14.6	ns
^t PHZ		V	4.1	6.8	8.4	4.1	9.1	4.1	9.1	no
t _{PLZ}	OE	OE Y	3.7	6.5	8.1	3.7	8.8	3.7	8.8	ns

switching characteristics over recommended operating free-air temperature range, V_{CC} = 5 V \pm 0.5 V (unless otherwise noted) (see Figure 1)


PARAMETER	FROM (INPUT)	TO (OUTPUT)	TO T _A = 25°C			54AC16244		74AC16244		UNIT
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
^t PLH	А	Y	1.6	4.6	6.3	1.6	7.1	1.6	7.1	
t _{PHL}			2	5.3	7	2	7.9	2	7.9	ns
^t PZH	ŌĒ	Y	1.7	4.8	6.7	1.7	7.5	1.7	7.5	ns
^t PZL			2.2	6.1	8.1	2.2	9	2.2	9	115
^t PHZ	ŌĒ	Y	4	6.4	7.8	4	8.4	4	8.4	ns
t _{PLZ}	OE		3.5	5.5	7.2	3.5	7.6	3.5	7.6	115

operating characteristics, $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$

	PARAMETER			TEST CONDITIONS				
C _{pd} Power dissipation capacitance per latch	Outputs enabled	C: - 50 pE	f _ 1 M⊔→	43				
	Power dissipation capacitance per latch	Outputs disabled	$C_L = 50 \text{ pF},$	f = 1 MHz	7	pF		

SCAS120A - MARCH 1990 - REVISED APRIL 1996

PARAMETER MEASUREMENT INFORMATION



NOTES: A. C_L includes probe and jig capacitance.

VOLTAGE WAVEFORMS

B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.

VOLTAGE WAVEFORMS

- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, $Z_O = 50 \ \Omega$, $t_f = 3 \ ns$, $t_f = 3 \ ns$.
- D. The outputs are measured one at a time with one input transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated