

SCCS046 - December 1996 - Revised March 2000

# 16-Bit Buffers/Line Drivers

#### **Features**

- Low power, pin-compatible replacement for LCX and LPT families
- 5V tolerant inputs and outputs
- · 24 mA balanced drive outputs
- · Power-off disable outputs permits live insertion
- · Edge-rate control circuitry for reduced noise
- FCT-C speed at 4.1 ns
- Latch-up performance exceeds JEDEC standard no. 17
- Typical output skew < 250 ps</li>
- Industrial temperature range of -40°C to +85°C
- TSSOP (19.6-mil pitch) or SSOP (25-mil pitch)
- Typical V<sub>olp</sub> (ground bounce) performance exceeds Mil Std 883D
- V<sub>CC</sub> = 2.7V to 3.6V
- ESD (HBM) > 2000V

#### CY74FCT163H244


- · Bus hold on data inputs
- Eliminates the need for external pull-up or pull-down resistors
- Devices with bus hold are not recommended for translating rail-to-rail CMOS signals to 3.3V logic levels

## **Functional Description**

These 16-bit buffers/line drivers are designed for use in memory driver, clock driver, or other bus interface applications, where high-speed and low power are required. The three-state controls are designed to allow 4-bit, 8-bit or combined 16-bit operation. Flow-through pinout and small shrink packaging simplifies board layout.

The CY74FCT163244 has 24-mA balanced output drivers with current limiting resistors in the outputs.

The CY74FCT163H244 has "bus hold" on the data inputs, which retains the last state of the input whenever the source driving the input goes to high impedance. This eliminates the need for pull-up/down resistors and prevents floating inputs.





## **Pin Description**

Name	Description					
ŌĒ	Three-State Output Enable Inputs (Active LOW)					
А	Data Inputs <sup>[1]</sup>					
Y	Three-State Outputs					

### Function Table<sup>[2]</sup>

Inp	Outputs	
ŌE A		Y
L	L	L
L	Н	Н
Н	Х	Z

## Maximum Ratings[3,4]

(Above which the useful life may be impaired. For user guidelines, not tested.)
Storage Temperature –55°C to +125°C
Ambient Temperature with Power Applied55°C to +125°C
Supply Voltage Range 0.5V to +4.6V
DC Input Voltage0.5V to +7.0V
DC Output Voltage0.5V to +7.0V
DC Output Current (Maximum Sink Current/Pin)60 to +120 mA
Power Dissipation

## **Operating Range**

Range	Ambient Temperature	V <sub>CC</sub>
Industrial	–40°C to +85°C	2.7V to 3.6V

## Electrical Characteristics for Non Bus Hold Devices Over the Operating Range V<sub>CC</sub>=2.7V to 3.6V

Parameter	Description	Test Conditions	Min.	Typ. <sup>[5]</sup>	Max.	Unit
V <sub>IH</sub>	Input HIGH Voltage	All Inputs	2.0		5.5	V
V <sub>IL</sub>	Input LOW Voltage				0.8	V
V <sub>H</sub>	Input Hysteresis <sup>[6]</sup>			100		mV
V <sub>IK</sub>	Input Clamp Diode Voltage	V <sub>CC</sub> =Min., I <sub>IN</sub> =-18 mA		-0.7	- 1.2	V
I <sub>IH</sub>	Input HIGH Current	V <sub>CC</sub> =Max., V <sub>I</sub> =5.5			±1	μΑ
I <sub>IL</sub>	Input LOW Current	V <sub>CC</sub> =Max., V <sub>I</sub> =GND			±1	μΑ
I <sub>OZH</sub>	High Impedance Output Current (Three-State Output pins)	V <sub>CC</sub> =Max., V <sub>OUT</sub> =5.5V			±1	μΑ
I <sub>OZL</sub>	High Impedance Output Current (Three-State Output pins)	V <sub>CC</sub> =Max., V <sub>OUT</sub> =GND			±1	μΑ
I <sub>OS</sub>	Short Circuit Current <sup>[7]</sup>	V <sub>CC</sub> =Max., V <sub>OUT</sub> =GND	-60	-135	-240	mA
I <sub>OFF</sub>	Power-Off Disable	V <sub>CC</sub> =0V, V <sub>OUT</sub> ≤4.5V			±100	μΑ
I <sub>CC</sub>	Quiescent Power Supply Current	$V_{IN} \le 0.2V$ , $V_{CC} = Max$ .		0.1	10	μА
Δl <sub>CC</sub>	Quiescent Power Supply Current (TTL inputs HIGH)	$V_{IN}=V_{CC}-0.6V^{[8]}$ $V_{CC}=Max$ .		2.0	30	μΑ

### Notes:

- On the CY74FCT163H244, these pins have "bus hold."
  H = HIGH Voltage Level. L = LOW Voltage Level. X = Don't Care. Z = High Impedance.
  Operation beyond the limits set forth may impair the useful life of the device. Unless otherwise noted, these limits are over the operating free-air temperature
- range.
  With the exception of inputs with bus hold, unused inputs must always be connected to an appropriate logic voltage level, preferably either V<sub>CC</sub> or ground.

- With the exception of inputs with bus hold, unused inputs must always be connected to an appropriate logic voltage level, preferably either V<sub>CC</sub> or ground.
   Typical values are at V<sub>CC</sub>=3.3V, T<sub>A</sub> = +25°C ambient.
   This parameter is specified but not tested.
   Not more than one output should be shorted at a time. Duration of short should not exceed one second. The use of high-speed test apparatus and/or sample and hold techniques are preferable in order to minimize internal chip heating and more accurately reflect operational values. Otherwise prolonged shorting of a high output may raise the chip temperature well above normal and thereby cause invalid readings in other parametric tests. In any sequence of parameter tests, I<sub>OS</sub> tests should be performed last.
   Per TTL driven input; all other inputs at V<sub>CC</sub> or GND.



# Electrical Characteristics For Bus Hold Devices Over the Operating Range $V_{CC}$ =2.7V to 3.6V

Parameter	Description	Test Cond	itions	Min.	<b>Typ.</b> <sup>[5]</sup>	Max.	Unit
V <sub>IH</sub>	Input HIGH Voltage	All Inputs		2.0		V <sub>CC</sub>	V
V <sub>IL</sub>	Input LOW Voltage					0.8	V
V <sub>H</sub>	Input Hysteresis <sup>[6]</sup>				100		mV
V <sub>IK</sub>	Input Clamp Diode Voltage	V <sub>CC</sub> =Min., I <sub>IN</sub> =-1	8 mA		-0.7	-1.2	V
I <sub>IH</sub>	Input HIGH Current	V <sub>CC</sub> =Max., V <sub>I</sub> =V <sub>C</sub>	CC			±100	μΑ
I <sub>IL</sub>	Input LOW Current					±100	μΑ
I <sub>BBH</sub>	Bus Hold Sustain Current on Bus Hold Input <sup>[9]</sup>	V <sub>CC</sub> =Min.	V <sub>I</sub> =2.0V	-50			μΑ
I <sub>BBL</sub>			V <sub>I</sub> =0.8V	+50			μΑ
I <sub>BHHO</sub>	Bus Hold Overdrive Current on Bus Hold Input <sup>[9]</sup>	V <sub>CC</sub> =Max., V <sub>I</sub> =1.5V				±500	μА
I <sub>OZH</sub>	High Impedance Output Current (Three-State Output pins)	V <sub>CC</sub> =Max., V <sub>OUT</sub>	V <sub>CC</sub> =Max., V <sub>OUT</sub> =V <sub>CC</sub>			±1	μА
I <sub>OZL</sub>	High Impedance Output Current (Three-State Output pins)	V <sub>CC</sub> =Max., V <sub>OUT</sub>	V <sub>CC</sub> =Max., V <sub>OUT</sub> =GND			±1	μА
Ios	Short Circuit Current <sup>[7]</sup>	V <sub>CC</sub> =Max., V <sub>OUT</sub> =GND		-60	-135	-240	mA
I <sub>OFF</sub>	Power-Off Disable	V <sub>CC</sub> =0V, V <sub>OUT</sub> ≤4.5V				±100	μΑ
I <sub>CC</sub>	Quiescent Power Supply Current	V <sub>IN</sub> ≥V <sub>CC</sub> −0.2V	V <sub>CC</sub> =Max.			+40	μΑ
$\Delta_{ICC}$	Quiescent Power supply Current (TTL inputs HIGH)	V <sub>IN</sub> =V <sub>CC</sub> -0.6V <sup>[8]</sup>	V <sub>CC</sub> =Max.			+350	μΑ

# Electrical Characteristics For Balanced Drive Devices Over the Operating Range $V_{CC}$ =2.7V to 3.6V

Parameter	Description	Test Conditions	Min.	<b>Typ.</b> <sup>[5]</sup>	Max.	Unit
I <sub>ODL</sub>	Output LOW Dynamic Current <sup>[7]</sup>	$V_{CC}$ =3.3V, $V_{IN}$ = $V_{IH}$ or $V_{IL}$ , $V_{OUT}$ =1.5V	45		180	mA
I <sub>ODH</sub>	Output HIGH Dynamic Current <sup>[7]</sup>	$V_{CC}$ =3.3V, $V_{IN}$ = $V_{IH}$ or $V_{IL}$ , $V_{OUT}$ =1.5V	-45		-180	mA
V <sub>OH</sub>	Output HIGH Voltage	V <sub>CC</sub> =Min., I <sub>OH</sub> = -0.1 mA	V <sub>CC</sub> -0.2			V
		$V_{CC}$ =3.0V, $I_{OH}$ = -8 mA	2.4 <sup>[10]</sup>	3.0		V
		$V_{CC}$ =3.0V, $I_{OH}$ = -24 mA	2.0	3.0		V
V <sub>OL</sub>	Output LOW Voltage	V <sub>CC</sub> =Min., I <sub>OL</sub> = 0.1mA			0.2	V
		V <sub>CC</sub> =Min., I <sub>OL</sub> = 24 mA		0.3	0.55	

<sup>9.</sup> Pins with bus hold are described in Pin Description. 10.  $V_{OH} = V_{CC} - 0.6V$  at rated current.



## Capacitance<sup>[6]</sup>( $T_A = +25^{\circ}C$ , f = 1.0 MHz)

Parameter	Description	Test Conditions	Typ. <sup>[5]</sup>	Max.	Unit
C <sub>IN</sub>	Input Capacitance	$V_{IN} = 0V$	4.5	6.0	pF
C <sub>OUT</sub>	Output Capacitance	$V_{OUT} = 0V$	5.5	8.0	pF

## **Power Supply Characteristics**

Parameter	Description	Test Condition	Test Conditions			Unit
I <sub>CCD</sub>	Dynamic Power Supply Current <sup>[10]</sup>	V <sub>CC</sub> =Max., One Input Toggling, 50% Duty Cycle, Outputs Open, OE=GND	V <sub>IN</sub> =V <sub>CC</sub> or V <sub>IN</sub> =GND	50	75	μA/MHz
I <sub>C</sub>	Total Power Supply Current <sup>[11]</sup>	V <sub>CC</sub> =Max., f <sub>1</sub> =10 MHz, 50% Duty Cycle, Outputs Open, One	V <sub>IN</sub> =V <sub>CC</sub> or V <sub>IN</sub> =GND	0.5	8.0	mA
		Bit Toggling, OE=GND	V <sub>IN</sub> =V <sub>CC</sub> -0.6V or V <sub>IN</sub> =GND	0.5	0.8	mA
		V <sub>CC</sub> =Max., f <sub>1</sub> =2.5 MHz, 50% Duty Cycle, Outputs Open, Six-	V <sub>IN</sub> =V <sub>CC</sub> or V <sub>IN</sub> =GND	2.0	3.0 <sup>[12]</sup>	mA
		teen Bits Toggling, OE=GND	V <sub>IN</sub> =V <sub>CC</sub> -0.6V or V <sub>IN</sub> =GND	2.0	3.3 <sup>[12]</sup>	mA

#### Notes:

11. This parameter is not directly testable, but is derived for use in Total Power Supply calculations.
12. I<sub>C</sub> = |<sub>OUIESCENT</sub> + |<sub>INDITE</sub> + |<sub>DOUINE</sub>

11. This parameter is not directly testable, but is derived for use in Total Power Supply calculations.
12. I<sub>C</sub> = I<sub>QUIESCENT</sub> + I<sub>INPUTS</sub> + I<sub>DYNAMIC</sub>
I<sub>C</sub> = I<sub>CC</sub>+ΔI<sub>CC</sub>D<sub>H</sub>N<sub>T</sub>+I<sub>CCD</sub>(f<sub>0</sub>/2 + f<sub>1</sub>N<sub>1</sub>)
I<sub>CC</sub> = Quiescent Current with CMOS input levels
ΔI<sub>CC</sub> = Power Supply Current for a TTL HIGH input (V<sub>IN</sub>=3.4V)
D<sub>H</sub> = Duty Cycle for TTL inputs HIGH
N<sub>T</sub> = Number of TTL inputs at D<sub>H</sub>
I<sub>CCD</sub> = Dynamic Current caused by an input transition pair (HLH or LHL)
f<sub>0</sub> = Clock frequency for registered devices, otherwise zero
f<sub>1</sub> = Input signal frequency
N<sub>1</sub> = Number of inputs changing at f<sub>1</sub>
All currents are in milliamps and all frequencies are in megahertz.
13. Values for these conditions are examples of the I<sub>CC</sub> formula. These limits are specified but not tested.



## Switching Characteristics Over the Operating Range $V_{CC}$ =3.0V to 3.6V[14,15]

		CY74FCT163244A CY74FCT163244C CY74FCT163H244A CY74FCT163H244C					
Parameter	Description	Min.	Max.	Min.	Max.	Unit	Fig. No. <sup>[16]</sup>
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay Data to Output	1.5	4.8	1.5	4.1	ns	1, 3
t <sub>PZH</sub>	Output Enable Time	1.5	6.2	1.5	5.8	ns	1, 7, 8
t <sub>PHZ</sub>	Output Disable Time	1.5	5.6	1.5	5.2	ns	1, 7, 8
t <sub>SK(O)</sub>	Output Skew <sup>[17]</sup>		0.5		0.5	ns	_

- 4. Minimum limits are specified but not tested on Propagation Delays.
  15. For V<sub>CC</sub> =2.7, propagation delay, output enable and output disable times should be degraded by 20%.
  16. See "Parameter Measurement Information" in the General Information section.
  17. Skew between any two outputs of the same package switching in the same direction. This parameter is ensured by design.

## **Ordering Information CY74FCT163244**

Speed (ns)	Ordering Code	Package Name	Package Type	Operating Range
4.1	CY74FCT163244CPACT	Z48	48-Lead (240-Mil) TSSOP	Industrial
	CY74FCT163244CPVC/PVCT	O48	48-Lead (300-Mil) SSOP	
4.8	CY74FCT163244APACT	Z48	48-Lead (240-Mil) TSSOP	Industrial
	CY74FCT163244APVC/PVCT	O48	48-Lead (300-Mil) SSOP	


## Ordering Information CY74FCT163H244

Speed (ns)	Ordering Code	Package Name	Package Type	Operating Range
4.1	74FCT163H244CPACT	Z48	48-Lead (240-Mil) TSSOP	Industrial
	CY74FCT163H244CPVC	O48	48-Lead (300-Mil) SSOP	
	74FCT163H244CPVCT	O48	48-Lead (300-Mil) SSOP	





## **Package Diagrams**

## 48-Lead Shrunk Small Outline Package O48




DIMENSIONS IN INCHES MIN. MAX.






## 48-Lead Thin Shrunk Small Outline Package Z48



DIMENSIONS IN INCHES MIN. MAX.



## **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 2000, Texas Instruments Incorporated