SCBS248E - JULY 1993 - REVISED MAY 1997

- Members of the Texas Instruments Widebus™ Family
- Output Ports Have Equivalent 25-Ω Series Resistors, So No External Resistors Are Required
- High-Impedance State During Power Up and Power Down
- State-of-the-Art EPIC-IIB™ BiCMOS Design Significantly Reduces Power Dissipation
- Typical V<sub>OLP</sub> (Output Ground Bounce)
  1 V at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C
- High-Impedance State During Power Up and Power Down
- Distributed V<sub>CC</sub> and GND Pin Configuration Minimizes High-Speed Switching Noise
- Flow-Through Architecture Optimizes PCB Layout
- Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17
- ESD Protection Exceeds 2000 V Per
  MIL-STD-883, Method 3015; Exceeds 200 V
  Using Machine Model (C = 200 pF, R = 0)
- Package Options Include Plastic 300-mil Shrink Small-Outline (DL), Thin Shrink Small-Outline (DGG), and Thin Very Small-Outline (DGV) Packages and 380-mil Fine-Pitch Ceramic Flat (WD) Package

#### description

The 'ABT162827A are noninverting 20-bit buffers composed of two 10-bit buffers with separate output-enable signals. For either 10-bit buffer, the two output-enable (10E1 and 10E2, or 20E1 and 20E2) inputs must both be low for the corresponding Y outputs to be active. If either output-enable input is high, the outputs of that 10-bit buffer are in the high-impedance state.

SN54ABT162827A . . . WD PACKAGE SN74ABT162827A . . . DGG, DGV, OR DL PACKAGE (TOP VIEW)

1		1 1	_	1
10E1	1	$\cup$	56	10E2
1Y1[	2		55	] 1A1
1Y2[	3		54	] 1A2
GND[	4		53	GND
1Y3[	5		52	] 1A3
1Y4[	6		51	] 1A4
v <sub>cc</sub> [	7		50	] v <sub>cc</sub>
1Y5[	8		49	] 1A5
1Y6[	9		48	] 1A6
1Y7[	10		47	] 1A7
GND[	11		46	GND
1Y8[	12		45	] 1A8
1Y9[	13		44	] 1A9
1Y10[	14		43	] 1A10
2Y1[	15		42	] 2A1
2Y2[	16		41	] 2A2
2Y3[	17		40	] 2A3
GND[	18		39	GND
2Y4[	19		38	] 2A4
2Y5[	20		37	] 2A5
2Y6[	21		36	] 2A6
v <sub>cc</sub> [	22		35	] v <sub>cc</sub>
2Y7[	23		34	] 2A7
2Y8[	24		33	] 2A8
GND[	25		32	GND
2Y9[	26		31	] 2A9
2Y10[	27		30	2 <u>A10</u>
2OE1	28		29	] 2 <mark>OE</mark> 2
1				J

The outputs, which are designed to source or sink up to 12 mA, include equivalent 25- $\Omega$  series resistors to reduce overshoot and undershoot.

When  $V_{CC}$  is between 0 and 2.1 V, the device is in the high-impedance state during power up or power down. However, to ensure the high-impedance state above 2.1 V,  $\overline{OE}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN54ABT162827A is characterized for operation over the full military temperature range of –55°C to 125°C. The SN74ABT162827A is characterized for operation from –40°C to 85°C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus and EPIC-IIB are trademarks of Texas Instruments Incorporated.




SCBS248E - JULY 1993 - REVISED MAY 1997

## FUNCTION TABLE (each 10-bit buffer)

	ОИТРИТ		
OE1	OE2	Α	Y
L	L	L	L
L	L	Н	Н
Н	X	Χ	Z
Х	Н	Χ	Z


## logic symbol†



<sup>&</sup>lt;sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.



#### logic diagram (positive logic)



#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V <sub>CC</sub>	0.5 V to 7 V
Input voltage range, V <sub>I</sub> (see Note 1)	0.5 V to 7 V
Voltage range applied to any output in the high or pe	ower-off state, V <sub>O</sub> –0.5 V to 5.5 V
Current into any output in the low state, IO	30 mA
Input clamp current, I <sub>IK</sub> (V <sub>I</sub> < 0)	–18 mA
Output clamp current, I <sub>OK</sub> (V <sub>O</sub> < 0)	–50 mA
Package thermal impedance, θ <sub>JA</sub> (see Note 2): DG	G package 81°C/W
DG	V package 86°C/W
DL	package 74°C/W
Storage temperature range, T <sub>stq</sub>	–65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

2. The package thermal impedance is calculated in accordance with EIA/JEDEC Std JESD51.

#### recommended operating conditions (see Note 3)

		SN54ABT	162827A	SN74ABT1	UNIT	
		MIN	MAX	MIN	MAX	UNIT
Vcc	Supply voltage	4.5	5.5	4.5	5.5	V
VIH	High-level input voltage	2	2			V
V <sub>IL</sub>	Low-level input voltage		8.0		0.8	V
VI	Input voltage	0 VCC		0	VCC	V
IOH	High-level output current	-12			-12	mA
loL	Low-level output current	2	12		12	mA
Δt/ΔV	Input transition rise or fall rate	20/	10		10	ns/V
Δt/ΔVCC	Power-up ramp rate	200		200		μs/V
T <sub>A</sub>	Operating free-air temperature	-55	125	-40	85	°C

NOTE 3: Unused inputs must be held high or low to prevent them from floating.

## SN54ABT162827A, SN74ABT162827A 20-BIT BUFFERS/DRIVERS WITH 3-STATE OUTPUTS

SCBS248E - JULY 1993 - REVISED MAY 1997

## electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS		Т	A = 25°C	;	SN54ABT162827A		SN74ABT162827A		UNIT
PARA	WEIER	TEST CONDITIONS		MIN	TYP†	MAX	MIN	MAX	MIN	MAX	UNII
VIK		$V_{CC} = 4.5 \text{ V},$	I <sub>I</sub> = -18 mA			-1.2		-1.2		-1.2	V
		$V_{CC} = 4.5 \text{ V},$	$I_{OH} = -1 \text{ mA}$	3.35			3.35		3.35		
\/		$V_{CC} = 5 V$ ,	$I_{OH} = -1 \text{ mA}$	3.85			3.85		3.85		V
VOH	V <sub>CC</sub> = 4.5 V	$I_{OH} = -3 \text{ mA}$	3.1			3.1		3.1		V	
		VCC = 4.5 V	$I_{OH} = -12 \text{ mA}$	2.6			2.6		2.6		
Vol	V <sub>CC</sub> = 4.5 V	I <sub>OL</sub> = 8 mA		0.4	0.8		0.8		0.65	V	
VOL		VCC = 4.5 V	I <sub>OL</sub> = 12 mA							0.8	V
V <sub>hys</sub>					100						mV
Ц		$V_{CC} = 0 \text{ to } 5.5 \text{ V, V}_{I}$	= V <sub>CC</sub> or GND			±1		±1		±1	μΑ
l <sub>OZPU</sub> ‡		$V_{CC} = 0 \text{ to } 2.1 \text{ V},$ $V_{O} = 0.5 \text{ V to } 2.7 \text{ V},$	OE = X			±50		±50		±50	μΑ
l <sub>OZPD</sub> ‡	:	$V_{CC} = 2.1 \text{ V to 0},$ $V_{O} = 0.5 \text{ V to 2.7 V},$	OE = X			±50	4	±50		±50	μА
IOZH§	$I_{OZH}$ $V_{CC} = 2.1 \text{ V to } 5.5 \text{ V},$ $V_{O} = 2.7 \text{ V}, \overline{OE} \ge 2 \text{ V}$				10	C/ 2	10		10	μА	
lozL§		$V_{CC} = 2.1 \text{ V to } 5.5 \text{ V}$ $V_{O} = 0.5 \text{ V}, \text{ OE } \ge 2 \text{ V}$	', /			-10	300	-10		-10	μА
l <sub>off</sub>		$V_{CC} = 0$ , $V_I$ or $V_O \le$	4.5 V			±100	Q			±100	μΑ
ICEX		V <sub>CC</sub> = 5.5 V, V <sub>O</sub> = 5.5 V	Outputs high			50		50		50	μΑ
IO¶		V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> = 2.5 V	-25	-75	-100	-25	-100	-25	-100	mA
		V <sub>CC</sub> = 5.5 V, I <sub>O</sub> = 0,	Outputs high			2		2		2	
Icc			Outputs low		-	32		32		32	mA
		$V_I = V_{CC}$ or GND	Outputs disabled			2		2		2	
	Data	V <sub>CC</sub> = 5.5 V, One input at 3.4 V,	Outputs enabled			1		1.5		1	
∆ICC#	inputs	•	Outputs disabled			0.05		1		0.05	mA
	Control inputs	V <sub>CC</sub> = 5.5 V, One input at 3.4 V, Other inputs at V <sub>CC</sub> or GND				1.5		1.5		1.5	
Ci	C <sub>i</sub> V <sub>I</sub> = 2.5 V or 0.5 V			4						pF	
Co	$C_0$ $V_0 = 2.5 \text{ V or } 0.5 \text{ V}$			7						pF	

<sup>&</sup>lt;sup>†</sup> All typical values are at  $V_{CC} = 5 \text{ V}$ .

<sup>&</sup>lt;sup>‡</sup> This parameter is characterized, but not production tested.

<sup>§</sup> The parameters IOZH and IOZL include the input leakage current.

Not more than one output should be tested at a time, and the duration of the test should not exceed one second.

<sup>#</sup>This is the increase in supply current for each input that is at the specified TTL voltage level rather than VCC or GND.

## SN54ABT162827A, SN74ABT162827A 20-BIT BUFFERS/DRIVERS WITH 3-STATE OUTPUTS


SCBS248E - JULY 1993 - REVISED MAY 1997

# switching characteristics over recommended ranges of supply voltage and operating free-air temperature, $C_L$ = 50 pF (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>CC</sub> = 5 V, T <sub>A</sub> = 25°C			SN54ABT162827A		SN74ABT162827A		UNIT	
	(1141 01)	(0011 01)	MIN	TYP	MAX	MIN	MAX	MIN	MAX		
t <sub>PLH</sub>	А	V	1	2.1	3.6	1	4.1	1	3.9	ns	
t <sub>PHL</sub>	A	T	1.1	2.8	4.2	1.1	5	1.1	4.7	115	
<sup>t</sup> PZH	ŌĒ	<u> </u>	V	1.5	3.4	6.3	1.5	7.2	1.5	6.9	no
tPZL		ī	1.6	3.5	5.3	1.6	6.6	1.6	6.3	ns	
<sup>t</sup> PHZ	ŌĒ	V	2.1	4.1	6.5	2.1	6.8	2.1	6.6	no	
t <sub>PLZ</sub>		ſ	1.5	3.5	5.9	1.5	7.3	1.5	6.3	ns	

SCBS248E - JULY 1993 - REVISED MAY 1997

#### PARAMETER MEASUREMENT INFORMATION



NOTES: A. C<sub>L</sub> includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_O = 50 \Omega$ ,  $t_f \leq$  2.5 ns,  $t_f \leq$  2.5 ns.
- D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



#### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated