
SCBS106E - JANUARY 1991 - REVISED MAY 1997

- Output Ports Have Equivalent 25- Ω Series Resistors, So No External Resistors Are Required
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17
- State-of-the-Art EPIC-IIB™ BiCMOS Design Significantly Reduces Power Dissipation
- Typical V_{OLP} (Output Ground Bounce) < 1 V at V_{CC} = 5 V, T_A = 25°C
- High-Impedance State During Power Up and Power Down
- Package Options Include Plastic Small-Outline (DW), Shrink Small-Outline (DB), and Thin Shrink Small-Outline (PW) Packages, Ceramic Chip Carriers (FK), Plastic (N) and Ceramic (J) DIPs, and Ceramic Flat (W) Packages


description

These octal buffers and line drivers are designed specifically to improve both the performance and density of 3-state memory address drivers, clock drivers, and bus-oriented receivers and transmitters. Together with the SN54ABT2240, SN74ABT2240A, and 'ABT2241, these devices provide the choice of selected combinations of inverting and noninverting outputs, symmetrical active-low output-enable $(\overline{\text{OE}})$ inputs, and complementary OE and $\overline{\text{OE}}$ inputs. These devices feature high fan-out and improved fan-in.

SN54ABT2244A . . . J OR W PACKAGE SN74ABT2244A . . . DB, DW, N, OR PW PACKAGE (TOP VIEW)



SN54ABT2244A ... FK PACKAGE (TOP VIEW)



The outputs, which are designed to sink up to 12 mA, include equivalent 25- Ω series resistors to reduce overshoot and undershoot.

When V_{CC} is between 0 and 2.1 V, the device is in the high-impedance state during power up or power down. However, to ensure the high-impedance state above 2.1 V, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN54ABT2244A is characterized for operation over the full military temperature range of –55°C to 125°C. The SN74ABT2244A is characterized for operation from –40°C to 85°C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC-IIB is a trademark of Texas Instruments Incorporated.





SCBS106E - JANUARY 1991 - REVISED MAY 1997

FUNCTION TABLE (each buffer)

INP	JTS	OUTPUT
OE	Α	Υ
L	Н	Н
L	L	L
Н	Χ	Z


logic symbol†






[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.


logic diagram (positive logic)





SCBS106E - JANUARY 1991 - REVISED MAY 1997

schematic of Y outputs



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V _{CC}		0.5 V to 7 V
Input voltage range, V _I (see Note 1)		0.5 V to 7 V
Voltage range applied to any output in the high	or power-off state, V _O	
Current into any output in the low state, IO		30 mA
Input clamp current, I _{IK} (V _I < 0)		
Output clamp current, I _{OK} (V _O < 0)		
Package thermal impedance, θ _{JA} (see Note 2):	DB package	115°C/W
	DW package	97°C/W
	N package	67°C/W
	PW package	128°C/W
Storage temperature range, T _{stq}		–65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
 - 2. The package thermal impedance is calculated in accordance with EIA/JEDEC Std JESD51, except for through-hole packages, which use a trace length of zero.



SCBS106E - JANUARY 1991 - REVISED MAY 1997

recommended operating conditions (see Note 3)

	!		SN54AB1	Г2244А	SN74ABT	UNIT	
			MIN	MAX	MIN	MAX	UNIT
V _{CC} Supply voltage		4.5	5.5	4.5	5.5	V	
VIH	V _{IH} High-level input voltage		2		2		V
V _{IL}	L Low-level input voltage			0.8		0.8	V
VI	Input voltage		0	VCC	0	VCC	V
loн	IOH High-level output current			-24		-32	mA
loL	Low-level output current			12		12	mA
Δt/Δν	Input transition rise or fall rate Outputs enabled			5		5	ns/V
Δt/ΔV _{CC}	Power-up ramp rate		200		200		μs/V
T _A	Operating free-air temperature		-55	125	-40	85	°C

NOTE 3: Unused inputs must be held high or low to prevent them from floating.



SCBS106E - JANUARY 1991 - REVISED MAY 1997

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER TEST CONDITIONS		Т	A = 25°C	;	SN54AB1	Г2244A	SN74ABT2244A		UNIT			
PARAI	VIETER	TEST CON	IDITIONS	MIN	TYP [†]	MAX	MIN	MAX	MIN	MAX	UNII	
VIK		V _{CC} = 4.5 V,	I _I = -18 mA			-1.2		-1.2		-1.2	V	
		$V_{CC} = 4.5 \text{ V},$	$I_{OH} = -3 \text{ mA}$	2.5			2.5		2.5			
Vон		$V_{CC} = 5 V$,	$I_{OH} = -3 \text{ mA}$	3			3		3		V	
^V OH		V _{CC} = 4.5 V	$I_{OH} = -24 \text{ mA}$	2			2				V	
		VCC = 4.5 V	$I_{OH} = -32 \text{ mA}$	2*					2			
VOL		$V_{CC} = 4.5 \text{ V},$	I _{OL} = 12 mA			0.8		0.8		0.8	V	
V _{hys}					100						mV	
Тį		$V_{CC} = 5.5 \text{ V},$	$V_I = V_{CC}$ or GND			±1		±1		±1	μΑ	
l _{OZPU} ‡	\\\ \(\text{o.} = 0 \text{ to } 2.1 \text{ \text{\text{\text{\text{\text{\text{o.}}}}}}				±50		±50		±50	μА		
lozpd [‡]	:	$V_{CC} = 2.1 \text{ V to 0},$ $V_{O} = 0.5 \text{ V to 2.7 V, } \overline{OE}$	= X			±50		±50		±50	μА	
lozh	$V_{CC} = 2.1 \text{ V to } 5.5 \text{ V}, V_{O} = 2.7 \text{ V}, \overline{OE} \ge 2 \text{ V}$				10		50		10	μΑ		
lozL		$V_{CC} = 2.1 \text{ V to } 5.5 \text{ V, V}$	$O_{O} = 0.5 \text{ V}, \overline{OE} \ge 2 \text{ V}$			-10		-50		-10	μΑ	
l _{off}		$V_{CC} = 0$,	V_I or $V_O \le 4.5 \text{ V}$			±100				±100	μΑ	
ICEX		V _{CC} = 5.5 V, V _O = 5.5 V	Outputs high			50		50		50	μА	
I _O §		$V_{CC} = 5.5 \text{ V},$	$V_0 = 2.5 \text{ V}$	-50	-100	-180	-50	-180	-50	-180	mA	
			Outputs high		1	250		250		250	μΑ	
ICC		$V_{CC} = 5.5 \text{ V, I}_{O} = 0,$ $V_{I} = V_{CC} \text{ or GND}$	Outputs low		24	30		30		30) mA	
		11-100 01 0115	Outputs disabled		0.5	250		250		250	μΑ	
	Data	V _{CC} = 5.5 V, One input at 3.4 V,	Outputs enabled			1.5		1.5		1.5		
ΔICC¶	inputs	Other inputs at VCC or GND	Outputs disabled			0.05		0.05		0.05	mA	
	Control inputs	$V_{CC} = 5.5 \text{ V}$, One inputother inputs at V_{CC} or				1.5		1.5		1.5		
Ci		V _I = 2.5 V or 0.5 V			4						pF	
Co	C _O V _O = 2.5 V or 0.5 V			5.5						pF		

^{*} On products compliant to MIL-PRF-38535, this parameter does not apply.

[†] All typical values are at $V_{CC} = 5 \text{ V}$.

[‡] This parameter is characterized, but not production tested.

[§] Not more than one output should be tested at a time, and the duration of the test should not exceed one second.

[¶] This is the increase in supply current for each input that is at the specified TTL voltage level rather than V_{CC} or GND.

SCBS106E - JANUARY 1991 - REVISED MAY 1997

switching characteristics over recommended ranges of supply voltage and operating free-air temperature, C_L = 50 pF (unless otherwise noted) (see Figure 1)


PARAMETER	FROM (INPUT)	TO (OUTPUT)	V ₍	CC = 5 V 4 = 25°C	', ;	MIN	MAX	UNIT
			MIN	TYP	MAX			
^t PLH	А	Α Υ	1	3.4	4.4	1	5.3	ns
^t PHL			1	4.5	6.3	1	6.8	115
^t PZH			1.1	3.8	5.5	1.1	6.5	ne
t _{PZL}	ŌĒ	I	2.1	6.3	9	2.1	10.2	ns
^t PHZ	ŌĒ		2.1	4.5	6.9	2.1	7	nc
^t PLZ		·	1.7	4.3	6.9	1.7	7.4	ns

switching characteristics over recommended ranges of supply voltage and operating free-air temperature, C_L = 50 pF (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 5 V, T _A = 25°C			MIN	MAX	UNIT
			MIN	TYP	MAX			
t _{PLH}	А	Y	1	3.4	4.3	1	4.7	ns
^t PHL			1	4.5	5.3	1	5.6	115
^t PZH	ŌĒ	V	1.1	3.8	4.8	1.1	5.5	ns
t _{PZL}		1	2.1	6.3	7.3	2.1	8.3	115
^t PHZ	ŌĒ		2.1	4.5	5.6	2.1	6.6	ns
^t PLZ		'	1.7	4.3	5.3	1.7	5.8	115

SCBS106E - JANUARY 1991 - REVISED MAY 1997

PARAMETER MEASUREMENT INFORMATION



NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_O = 50~\Omega$, $t_f \leq$ 2.5 ns, $t_f \leq$ 2.5 ns.
- D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms

IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated