SCES054F - SEPTEMBER 1995 - REVISED FEBRUARY 1999

- Member of the Texas Instruments Widebus ™ Family
- EPIC ™ (Enhanced-Performance Implanted CMOS) Submicron Process
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- Package Options Include Plastic 300-mil Shrink Small-Outline (DL), Thin Shrink Small-Outline (DGG), and Thin Very Small-Outline (DGV) Packages

description

This 1-bit to 4-bit address driver is designed for 1.65-V to 3.6-V V_{CC} operation.

The SN74ALVCH16344 is used in applications in which four separate memory locations must be addressed by a single address.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Active bus-hold circuitry is provided to hold unused or floating inputs at a valid logic level.

The SN74ALVCH16344 is characterized for operation from –40°C to 85°C.

DGG, DGV, OR DL PACKAGE (TOP VIEW)

		_		•
OE1	1	\cup	56	OE4
1B1	2			8B1
1B2	3			8B2
GND	4		53	GND
1B3			52	8B3
1B4	6		51	8B4
V _{CC}	7		50	Vcc
1A	8]8A
2B1	9		48]7B1
2B2	10		47]7B2
GND	11		46	GND
2B3	12		45]7B3
2B4	13		44]7B4
2A	14		43]7A
3A	15		42]6A
3B1	16		41]6B1
3B2	17		40]6B2
GND	18		39	GND
3B3	19		38]6B3
3B4	20		37]6B4
4A	21		36]5A
V _{CC}	22		35	Vcc
4B1	23		34	5B1
4B2	24			5B2
GND	25] GND
	26		31	5B3
4B4	_			5B4
OE2	28		29	OE3

FUNCTION TABLE

INPU	JTS	OUTPUT
OE	Α	Bn
L	Н	Н
L	L	L
Н	Н	Z




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC and Widebus are trademarks of Texas Instruments Incorporated.



logic diagram (positive logic)





SCES054F - SEPTEMBER 1995 - REVISED FEBRUARY 1999

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V _{CC}	
Input voltage range, V _I (see Note 1)	
Output voltage range, VO (see Notes 1 and 2)	
Input clamp current, $I_{ K }(V_{ C } < 0)$	
Output clamp current, I _{OK} (V _O < 0)	–50 mA
Continuous output current, IO	±50 mA
Continuous current through each V _{CC} or GND	±100 mA
Package thermal impedance, θ _{JA} (see Note 3): DGG	package 81°C/W
DGV	package 86°C/W
DL p	ackage 74°C/W
Storage temperature range, T _{stg}	–65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.
 - 2. This value is limited to 4.6 V maximum.
 - 3. The package thermal impedance is calculated in accordance with JESD 51.

recommended operating conditions (see Note 4)

			MIN	MAX	UNIT	
VCC	Supply voltage		1.65	3.6	V	
		$V_{CC} = 1.65 \text{ V to } 1.95 \text{ V}$	0.65 × V _{CC}			
V_{IH}	High-level input voltage	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	1.7		V	
		$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$	2			
V _{IL}		$V_{CC} = 1.65 \text{ V to } 1.95 \text{ V}$		0.35 × V _{CC}		
	Low-level input voltage	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		0.7	V	
		$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$		0.8		
٧ _I	Input voltage	-	0	VCC	V	
٧o	Output voltage		0	VCC	V	
	Ulah basah saturat samurat	V _{CC} = 1.65 V		-4	2 mA	
1		V _{CC} = 2.3 V		-12		
ЮН	High-level output current	V _{CC} = 2.7 V		-12		
VI		V _{CC} = 3 V		-24		
		V _{CC} = 1.65 V		4		
1	Low-level output current		12	A		
IOL		V _{CC} = 2.7 V		12	mA	
	V _{CC} = 3 V			24		
Δt/Δν	Input transition rise or fall rate	·		10	ns/V	
TA	Operating free-air temperature		-40	85	°C	

NOTE 4: All unused control inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



SCES054F - SEPTEMBER 1995 - REVISED FEBRUARY 1999

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PA	RAMETER	TEST CO	ONDITIONS	Vcc	MIN	TYP [†]	MAX	UNIT	
		I _{OH} = -100 μA		1.65 V to 3.6 V	V _{CC} -0.	2			
		I _{OH} = -4 mA		1.65 V	1.2				
		I _{OH} = -6 mA		2.3 V	2				
Vон				2.3 V	1.7			V	
		I _{OH} = -12 mA		2.7 V	2.2				
				3 V	2.4				
		I _{OH} = -24 mA		3 V	2				
		I _{OL} = 100 μA		1.65 V to 3.6 V			0.2		
		I _{OL} = 4 mA		1.65 V			0.45		
\/ - ·		I _{OL} = 6 mA		2.3 V			0.4	V	
VOL		Jan. 40 m.A		2.3 V			0.7	V	
		I _{OL} = 12 mA	2.7 V			0.4			
		I _{OL} = 24 mA	3 V			0.55			
lį		$V_I = V_{CC}$ or GND		3.6 V			±5	μΑ	
		V _I = 0.58 V		1.65 V	25				
		V _I = 1.07 V	1.65 V	-25					
		V _I = 0.7 V	2.3 V	45			μА		
I _{l(hold)}		V _I = 1.7 V	2.3 V	-45					
` `		V _I = 0.8 V		3 V	75				
		V _I = 2 V		3 V	-75				
		$V_{I} = 0 \text{ to } 3.6 \text{ V}^{\ddagger}$	3.6 V			±500			
loz		$V_O = V_{CC}$ or GND		3.6 V			±10	μΑ	
ICC		$V_I = V_{CC}$ or GND,	IO = 0	3.6 V			40	μΑ	
Δlcc		One input at V _{CC} – 0.6 V,	Other inputs at V _{CC} or GND	3 V to 3.6 V			750	μΑ	
Ci	Control inputs Data inputs	V _I = V _{CC} or GND		3.3 V		2.5 3.5		pF	
Со	Outputs	V _O = V _{CC} or GND		3.3 V		4		pF	

[†] All typical values are at $V_{CC} = 3.3 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figures 1 through 3)

PARAMETER	FROM (INPUT)	1 1 ± 0.2 V		2.5 V 2 V	V _{CC} = 2.7 V		V _{CC} = 3.3 V ± 0.3 V		UNIT	
	(IIVFOT)	(001F01)	TYP	MIN	MAX	MIN	MAX	MIN	MAX	
t _{pd}	А	В	§	1	4.6		4.6	1.4	4	ns
t _{en}	ŌĒ	В	§	1	6.2		6.2	1.2	5.1	ns
^t dis	ŌE	В	§	1	5.1		4.4	1.2	4	ns
t _{sk(o)} ¶									0.35	ns
t _{sk(o)} #									0.5	ns

[§] This information was not available at the time of publication.

[#] Skew between outputs of all banks and same package (A1 through A8 tied together).



[‡] This is the bus-hold maximum dynamic current. It is the minimum overdrive current required to switch the input from one state to another.


[¶] Skew between outputs of same bank and same package (same transition).

operating characteristics, T_A = 25°C

PARAMETER		TEST CONDITIONS	V _{CC} = 1.8 V	$V_{CC} = 2.5 \text{ V}$	V _{CC} = 3.3 V	UNIT	
		1231 CONDITIONS	TYP	TYP	TYP	ONT	
	C _{pd} Power dissipation capacitance	Outputs enabled	C ₁ = 50 pF. f = 10 MHz	†	68	84	pF
Und		Outputs disabled	$C_L = 50 \text{ pF}, f = 10 \text{ MHz}$	†	11	14	

[†] This information was not available at the time of publication.

PARAMETER MEASUREMENT INFORMATION V_{CC} = 1.8 V



NOTES: A. C_L includes probe and jig capacitance.

Output

B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.

VOL

C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_Q = 50 \Omega$, $t_f \leq$ 2 ns. $t_f \leq$ 2 ns.

Waveform 2

(see Note B)

S1 at GND

- D. The outputs are measured one at a time with one transition per measurement.
- E. tpLz and tpHz are the same as tdis.

V_{CC}/2

VOLTAGE WAVEFORMS

PROPAGATION DELAY TIMES

- F. tpzL and tpzH are the same as ten.
- G. tplH and tpHL are the same as tpd.

Figure 1. Load Circuit and Voltage Waveforms




V_{OH} - 0.15 V

VOLTAGE WAVEFORMS

ENABLE AND DISABLE TIMES

PARAMETER MEASUREMENT INFORMATION V_{CC} = 2.5 V \pm 0.2 V



- NOTES: A. C_L includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control.
 Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_Q = 50 \ \Omega$, $t_f \leq$ 2 ns. $t_f \leq$ 2 ns.

ENABLE AND DISABLE TIMES

- D. The outputs are measured one at a time with one transition per measurement.
- E. tpl 7 and tpH7 are the same as tdis.


PROPAGATION DELAY TIMES

- F. tpzL and tpzH are the same as ten.
- G. tpLH and tpHL are the same as tpd.

Figure 2. Load Circuit and Voltage Waveforms



PARAMETER MEASUREMENT INFORMATION V_{CC} = 2.7 V AND 3.3 V \pm 0.3 V



- NOTES: A. C_L includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_O = 50 \Omega$, $t_r \leq 2.5$ ns, $t_f \leq 2.5$ ns.
 - D. The outputs are measured one at a time with one transition per measurement.
 - E. tpLZ and tpHZ are the same as tdis.
 - F. t_{PZL} and t_{PZH} are the same as t_{en} .
 - G. tpLH and tpHL are the same as tpd.

Figure 3. Load Circuit and Voltage Waveforms

IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1999, Texas Instruments Incorporated