# SN74ALVCH16825 18-BIT BUFFER/DRIVER WITH 3-STATE OUTPUTS SCES039C – JULY 1995 – REVISED FEBRUARY 1999

<ul> <li>Member of the Texas Instruments Widebus<sup>™</sup> Family</li> </ul>	DGG OR DL PACKAGE (TOP VIEW)
<ul> <li>EPIC ™ (Enhanced-Performance Implanted CMOS) Submicron Process</li> </ul>	10E1 [1 56] 10E2 1Y1 [2 55] 1A1
<ul> <li>ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)</li> </ul>	1Y2 [ 3 54 ] 1A2 GND [ 4 53 ] GND
<ul> <li>Latch-Up Performance Exceeds 250 mA Per JESD 17</li> </ul>	1Y3 [] 5 52 [] 1A3 1Y4 [] 6 51 [] 1A4 V <sub>CC</sub> [] 7 50 [] V <sub>CC</sub>
<ul> <li>Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors</li> </ul>	1Y5 [] 8 49 [] 1A5 1Y6 [] 9 48 [] 1A6 1Y7 [] 10 47 [] 1A7
<ul> <li>Package Options Include Plastic 300-mil Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages</li> </ul>	GND [ 11 46 ] GND 1Y8 [ 12 45 ] 1A8 1Y9 [ 13 44 ] 1A9
description	GND [ 14 43 ] GND GND [ 15 42 ] GND 2Y1 [ 16 41 ] 2A1
This 18-bit buffer and line driver is designed for 1.65-V to 3.6-V V $_{\rm CC}$ operation.	2Y2 [] 17 40 ]] 2A2 GND [] 18 39 ]] GND
This SN74ALVCH16825 improves the performance and density of 3-state memory address drivers, clock drivers, and bus-oriented receivers and transmitters.	2Y3 [ 19 38 ] 2A3 2Y4 [ 20 37 ] 2A4 2Y5 [ 21 36 ] 2A5 V <sub>CC</sub> [ 22 35 ] V <sub>CC</sub>
The device can be used as two 9-bit buffers or one 18-bit buffer. It provides true data.	2Y6 [ 23 34 ] 2A6 2Y7 [ 24 33 ] 2A7 GND [ 25 32 ] GND
The 3-state control gate is a 2-input AND gate with active-low inputs so that if either output-enable $(\overline{OE1} \text{ or } \overline{OE2})$ input is high, all nine affected outputs are in the high-impedance state.	2Y8 [ 26 31 ] 2A8 2Y9 [ 27 30 ] 2A9 2OE1 [ 28 29 ] 2OE2

To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to V<sub>CC</sub> through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Active bus-hold circuitry is provided to hold unused or floating inputs at a valid logic level.

The SN74ALVCH16825 is characterized for operation from -40°C to 85°C.

(each 9-bit section)								
	INPUTS	OUTPUT						
OE1	OE2	Y						
L	L	L	L					
L	L	Н	н					
Н	Х	Х	Z					
Х	Н	Х	Z					

FUNCTION TABLE



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC and Widebus are trademarks of Texas Instruments Incorporated.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.




# SN74ALVCH16825 18-BIT BUFFER/DRIVER WITH 3-STATE OUTPUTS SCES039C – JULY 1995 – REVISED FEBRUARY 1999


# logic symbol<sup>†</sup>

1 <mark>0E1</mark>	1	&			
10E2	56		EN1		
20E1	28	&	{		
20E1	29	ă	EN2		
2012					
1A1	55	┎┖───	1 ⊽	2	1Y1
1A2	54		ΙV	3	1Y2
	52			5	
1A3	51			6	1Y3
1A4	49			8	1Y4
1A5	48			9	1Y5
1A6	47			10	1Y6
1A7	45			12	1Y7
1A8	44			12	1Y8
1A9	41			13	1Y9
2A1			2 ▽		2Y1
2A2	40			17	2Y2
2A2	38			19	2Y3
2A3	37			20	2Y4
2A4	36			21	2Y5
2A5	34			23	2Y6
	33			24	
2A6	31			26	2Y7
2A7	30			27	2Y8
2A8					2Y9

<sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

# logic diagram (positive logic)







# absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

Inf Ot Inf Ot Co Co	upply voltage range, $V_{CC}$ put voltage range, $V_{I}$ (see Note 1) utput voltage range, $V_{O}$ (see Notes 1 and 2) put clamp current, $I_{IK}$ ( $V_{I} < 0$ ) utput clamp current, $I_{OK}$ ( $V_{O} < 0$ ) ontinuous output current, $I_{O}$ ontinuous current through each $V_{CC}$ or GND ackage thermal impedance, $\theta_{JA}$ (see Note 3): DGG package DL package	
St	DL раскадеtorage temperature range, T <sub>stg</sub>	

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.

2. This value is limited to 4.6 V maximum.

3. The package thermal impedance is calculated in accordance with JESD 51.

# recommended operating conditions (see Note 4)

			MIN	MAX	UNIT
VCC	Supply voltage		1.65	3.6	V
	High-level input voltage	V <sub>CC</sub> = 1.65 V to 1.95 V	$0.65 \times V_{CC}$		
VIH		$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	1.7		V
		V <sub>CC</sub> = 2.7 V to 3.6 V	2		
VIL		V <sub>CC</sub> = 1.65 V to 1.95 V		$0.35 \times V_{CC}$	
	Low-level input voltage	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		0.7	V
		V <sub>CC</sub> = 2.7 V to 3.6 V		0.8	
VI	Input voltage		0	VCC	V
VO	Output voltage		0	VCC	V
		V <sub>CC</sub> = 1.65 V		-4	
lou	High-level output current	V <sub>CC</sub> = 2.3 V		-12	mA
IOH		$V_{CC} = 2.7 V$		-12	
		$V_{CC} = 3 V$		-24	
		V <sub>CC</sub> = 1.65 V		4	
le:	Low-level output current	V <sub>CC</sub> = 2.3 V		12	
IOL		$V_{CC} = 2.7 V$		12	mA
		$V_{CC} = 3 V$		24	
$\Delta t/\Delta v$	Input transition rise or fall rate			10	ns/V
TA	Operating free-air temperature		-40	85	°C

NOTE 4: All unused control inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.



# SN74ALVCH16825 **18-BIT BUFFER/DRIVER** WITH 3-STATE OUTPUTS SCES039C - JULY 1995 - REVISED FEBRUARY 1999

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PA	ARAMETER	TEST CO	NDITIONS	Vcc	MIN	TYP†	MAX	UNIT	
		I <sub>OH</sub> = -100 μA		1.65 V to 3.6 V	V <sub>CC</sub> -0.	2			
		I <sub>OH</sub> = -4 mA		1.65 V	1.2				
		I <sub>OH</sub> = -6 mA	2.3 V	2					
VOH				2.3 V	1.7			V	
		I <sub>OH</sub> = -12 mA		2.7 V	2.2				
				3 V	2.4				
		I <sub>OH</sub> = -24 mA		3 V	2				
		I <sub>OL</sub> = 100 μA		1.65 V to 3.6 V			0.2		
		I <sub>OL</sub> = 4 mA		1.65 V			0.45		
Max.		I <sub>OL</sub> = 6 mA		2.3 V			0.4	V	
VOL		la. 10 mA	2.3 V			0.7	v		
		I <sub>OL</sub> = 12 mA	2.7 V			0.4			
		I <sub>OL</sub> = 24 mA	3 V			0.55			
Ιį		V <sub>I</sub> = V <sub>CC</sub> or GND		3.6 V			±5	μA	
		V <sub>I</sub> = 0.58 V		1.65 V	25				
		V <sub>I</sub> = 1.07 V	1.65 V	-25					
		V <sub>I</sub> = 0.7 V	2.3 V	45					
II(hold)	)	VI = 1.7 V		2.3 V	-45	45			
		VI = 0.8 V		3 V	75				
		V <sub>I</sub> = 2 V		3 V	-75				
		V <sub>I</sub> = 0 to 3.6 V <sup>‡</sup>		3.6 V			±500		
IOZ	$V_{O} = V_{CC} \text{ or } GND$			3.6 V			±10	μΑ	
ICC		$V_I = V_{CC}$ or GND,	IO = 0	3.6 V			40	μA	
∆ICC		One input at V <sub>CC</sub> – 0.6 V,	Other inputs at $V_{CC}$ or GND	3 V to 3.6 V			750	μΑ	
0	Control inputs			2.2.1		3.5			
Ci	Data inputs	$V_{I} = V_{CC}$ or GND		3.3 V		6		pF	
Co	Outputs	$V_{O} = V_{CC}$ or GND		3.3 V		7.5		pF	

† All typical values are at V<sub>CC</sub> = 3.3 V, T<sub>A</sub> = 25°C.
 ‡ This is the bus-hold maximum dynamic current. It is the minimum overdrive current required to switch the input from one state to another.

#### switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figures 1 through 3)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>CC</sub> = 1.8 V	V <sub>CC</sub> = ± 0.2	2.5 V 2 V	V <sub>CC</sub> =	2.7 V	۷ <sub>CC</sub> = ± 0.3	3.3 V 3 V	UNIT
		(001101)	TYP	MIN	MAX	MIN	MAX	MIN	MAX	
<sup>t</sup> pd	A	Y	§	1	4.1		3.9	1	3.4	ns
t <sub>en</sub>	OE	Y	§	1	6		5.7	1	4.7	ns
<sup>t</sup> dis	OE	Y	§	1.2	5.6		4.9	1.3	4.5	ns


 $\$  This information was not available at the time of publication.



# operating characteristics, T<sub>A</sub> = 25°C

PARAMETER		TEST CONDITIONS	V <sub>CC</sub> = 1.8 V	V <sub>CC</sub> = 2.5 V	V <sub>CC</sub> = 3.3 V	UNIT	
	FARAMETER			TYP	TYP	TYP	0 Mil
	Power dissipation capacitance	Outputs enabled	C <sub>I</sub> = 50 pF, f = 10 MHz	†	16	18	рF
C <sub>pd</sub>		Outputs disabled	$O_{L} = 50  \mu$ , $T = 10  \text{MHz}$	†	4	6	ΡF

<sup>†</sup> This information was not available at the time of publication.




NOTES: A. CL includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control. C. All input pulses are supplied by generators having the following characteristics: PRR $\leq$ 10 MHz, Z<sub>O</sub> = 50  $\Omega$ , t<sub>f</sub> $\leq$ 2 ns, t<sub>f</sub> $\leq$ 2 ns.
- D. The outputs are measured one at a time with one transition per measurement.
- E.
- tPLZ and tPHZ are the same as tdis.
- F. tpzL and tpzH are the same as ten.
- G. tPLH and tPHL are the same as tpd.

Figure 1. Load Circuit and Voltage Waveforms




# SN74ALVCH16825 **18-BIT BUFFER/DRIVER** WITH 3-STATE OUTPUTS SCES039C - JULY 1995 - REVISED FEBRUARY 1999



NOTES: A. CL includes probe and jig capacitance.


- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control. C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz, Z<sub>O</sub> = 50  $\Omega$ , t<sub>f</sub>  $\leq$  2 ns, t<sub>f</sub>  $\leq$  2 ns.
- D. The outputs are measured one at a time with one transition per measurement.
  - E.  $t_{PLZ}$  and  $t_{PHZ}$  are the same as  $t_{dis}$ .

  - F. tpzL and tpzH are the same as ten.
  - G. tPLH and tPHL are the same as tpd.





### SN74ALVCH16825 **18-BIT BUFFER/DRIVER** WITH 3-STATE OUTPUTS SCES039C - JULY 1995 - REVISED FEBRUARY 1999



# PARAMETER MEASUREMENT INFORMATION

NOTES: A. CL includes probe and jig capacitance.

B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz, Z<sub>O</sub> = 50  $\Omega$ , t<sub>r</sub>  $\leq$  2.5 ns, t<sub>f</sub>  $\leq$  2.5 ns.

- C.
- D. The outputs are measured one at a time with one transition per measurement.
- E. tpl  $_7$  and tpH $_7$  are the same as t<sub>dis</sub>.
- F.  $t_{PZL}$  and  $t_{PZH}$  are the same as  $t_{en}$ .
- G. tpLH and tpHL are the same as tpd.

#### Figure 3. Load Circuit and Voltage Waveforms



#### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1999, Texas Instruments Incorporated