- Member of the Texas Instruments *Widebus+*[™] Family
- *EPIC*TM (Enhanced-Performance Implanted CMOS) Submicron Process
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Protection Exceeds JESD 22

 2000-V Human-Body Model (A114-A)
 200-V Machine Model (A115-A)
 1000-V Charged-Device Model (C101)
- Packaged in Plastic Fine-Pitch Ball Grid Array Package

description

This 32-bit buffer/driver is designed for 1.65-V to 3.6-V $V_{\mbox{CC}}$ operation.

The SN74ALVCH32244 is designed specifically to improve the performance and density of 3-state memory address drivers, clock drivers, and bus-oriented receivers and transmitters.

The device can be used as eight 4-bit buffers, four 8-bit buffers, two 16-bit buffers, or one 32-bit buffer. It provides true outputs and symmetrical active-low output-enable (OE) inputs.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

The SN74ALVCH32244 is characterized for operation from -40°C to 85°C.

FUNCTION TABLE (each 4-bit buffer)						
INP	INPUTS OUTPL					
OE	Α	Y				
L	Н	Н				
L	L	L				
н	Х	Z				




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC and Widebus+ are trademarks of Texas Instruments Incorporated.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warrantly. Production processing does not necessarily include testing of all parameters.



SN74ALVCH32244 32-BIT BUFFER/DRIVER WITH 3-STATE OUTPUTS SCES281 – OCTOBER 1999





terminal assignments

	1	2	3	4	5	6
			-			-
A	1Y2	1Y1	1OE	20E	1A1	1A2
В	1Y4	1Y3	GND	GND	1A3	1A4
С	2Y2	2Y1	VCC	VCC	2A1	2A2
D	2Y4	2Y3	GND	GND	2A3	2A4
E	3Y2	3Y1	GND	GND	3A1	3A2
F	3Y4	3Y3	VCC	VCC	3A3	3A4
G	4Y2	4Y1	GND	GND	4A1	4A2
н	4Y4	4Y3	4OE	3 <mark>OE</mark>	4A3	4A4
J	5Y2	5Y1	5OE	6OE	5A1	5A2
к	5Y4	5Y3	GND	GND	5A3	5A4
L	6Y2	6Y1	VCC	VCC	6A1	6A2
м	6Y4	6Y3	GND	GND	6A3	6A4
N	7Y2	7Y1	GND	GND	7A1	7A2
Р	7Y4	7Y3	VCC	VCC	7A3	7A4
R	8Y2	8Y1	GND	GND	8A1	8A2
Т	8Y3	8Y4	8OE	7 <mark>0E</mark>	8A4	8A3



SN74ALVCH32244 32-BIT BUFFER/DRIVER WITH 3-STATE OUTPUTS SCES281 – OCTOBER 1999







absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, V_{CC} Input voltage range, V_I (see Note 1) Output voltage range, V_O (see Notes 1 and 2) Input clamp current, I_{IK} ($V_I < 0$) Output clamp current, I_{OK} ($V_O < 0$) Continuous output current, I_O Continuous current through each V_{CC} or GND Package thermal impedance, θ_{JA} (see Note 3) Storage temperature range, T_{stg}	$\begin{array}{c} -0.5 \ \text{V to } 4.6 \ \text{V} \\ -0.5 \ \text{V to } V_{\text{CC}} + 0.5 \ \text{V} \\ -50 \ \text{mA} \\ -50 \ \text{mA} \\ \pm 50 \ \text{mA} \\ \pm 100 \ \text{mA} \\ 40^{\circ} \text{C/W} \end{array}$
---	---

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.

2. This value is limited to 4.6 V maximum.

3. The package thermal impedance is calculated in accordance with JESD 51.

recommended operating conditions (see Note 4)

			MIN	MAX	UNIT	
Vee	Supply voltage	Operating	1.65	3.6	v	
VCC	Supply voltage	Data retention only	1.5		v	
		V _{CC} = 1.65 V to 1.95 V	$0.65 \times V_{CC}$			
VIH	High-level input voltage	V _{CC} = 2.3 V to 2.7 V	1.7		V	
		V _{CC} = 2.7 V to 3.6 V	2			
		V _{CC} = 1.65 V to 1.95 V		$0.35 \times V_{CC}$		
V_{IL}	Low-level input voltage	V _{CC} = 2.3 V to 2.7 V		0.7	V	
		V _{CC} = 2.7 V to 3.6 V		0.8		
VI	Input voltage	· · · ·				
Vo	Output voltage		0	VCC	V	
		V _{CC} = 1.65 V		-4		
1	High-level output current	V _{CC} = 2.3 V		-8	mA	
ЮН		V _{CC} = 2.7 V		-12		
		V _{CC} = 3 V		-24		
		V _{CC} = 1.65 V		4		
1.		V _{CC} = 2.3 V		8		
IOL	Low-level output current	V _{CC} = 2.7 V		12	mA	
		V _{CC} = 3 V		24		
$\Delta t / \Delta v$	Input transition rise or fall rate			10	ns/V	
Т _А	Operating free-air temperature		-40	85	°C	

NOTE 4: All unused control inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.



SN74ALVCH32244 **32-BIT BUFFER/DRIVER** WITH 3-STATE OUTPUTS SCES281 - OCTOBER 1999

PARA	AMETER	TEST CO	ONDITIONS	Vcc	MIN	түр†	MAX	UNIT	
		I _{OH} = –100 μA		1.65 V to 3.6 V	V _{CC} -0.2	2			
		I _{OH} = -4 mA	1.65 V	1.2					
		I _{OH} = -8 mA	2.3 V	1.7					
VOH		40 m4		2.7 V	2.2			V	
		I _{OH} = -12 mA		3 V	2.4				
		I _{OH} = -24 mA	3 V	2.2					
		l _{OL} = 100 μA		1.65 V to 3.6 V			0.2		
		I _{OL} = 4 mA		1.65 V			0.45		
VOL		I _{OL} = 8 mA		2.3 V			0.7	V	
		I _{OL} = 12 mA	2.7 V			0.4			
		I _{OL} = 24 mA	3 V			0.55			
lj –	$V_{I} = V_{CC} \text{ or GND}$ 3.6 V				±5	μΑ			
		V _I = 0.58 V	1.65 V	25					
		V _I = 1.07 V	1.65 V	-25			μΑ		
		V _I = 0.7 V	2.3 V	45					
l _{l(hold)}		V _I = 1.7 V	2.3 V	-45					
. ,		V _I = 0.8 V	3 V	75					
		V _I = 2 V		3 V	-75				
		$V_{I} = 0 \text{ to } 3.6 \text{ V}^{\ddagger}$		3.6 V			±500		
IOZ		V _O = V _{CC} or GND		3.6 V			±10	μΑ	
ICC		V _I = V _{CC} or GND,	IO = 0	3.6 V			40	μΑ	
∆ICC		One input at V _{CC} – 0.6 V,	Other inputs at V _{CC} or GND	3 V to 3.6 V			750	μA	
(Control inputs			0.01/	3				
C _i	Data inputs	VI = V _{CC} or GND		3.3 V			pF		
C _o (Outputs	V _O = V _{CC} or GND		3.3 V		7		pF	

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

[†] All typical values are at V_{CC} = 3.3 V, T_A = 25°C.
 [‡] This is the bus-hold maximum dynamic current. It is the minimum overdrive current required to switch the input from one state to another.

switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figures 1 through 3)

Γ	PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = ± 0.1		$\begin{array}{c c} V_{CC} = 2.5 \text{ V} \\ \pm 0.2 \text{ V} \end{array} V_{CC} = 2.7 \text{ V} \qquad \begin{array}{c} V_{CC} = 3.3 \text{ V} \\ \pm 0.3 \text{ V} \end{array}$		V _{CC} = 2.7 V		3.3 V 3 V	UNIT	
			(001901)	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
	^t pd	A	Y	§	Ş	1	3.7		3.6	1	3	ns
	t _{en}	OE	Y	§	Ş	1	5.7		5.4	1	4.4	ns
Γ	^t dis	OE	Y	§	§	1	5.2		4.6	1	4.1	ns

§ This information was not available at the time of publication.


operating characteristics, $T_A = 25^{\circ}C$

PARAMETER			TEST CONDITIONS	V _{CC} = 1.8 V	V _{CC} = 2.5 V	V _{CC} = 3.3 V	UNIT
	FARAMETER			TYP	TYP	TYP	UNIT
		Outputs enabled	C ₁ = 0. f = 10 MHz	§	16	19	pF
C _{pd}	Power dissipation capacitance	Outputs disabled	$C_{L} = 0$, $f = 10 \text{ MHz}$	§	4	5	

§ This information was not available at the time of publication.




SN74ALVCH32244 **32-BIT BUFFER/DRIVER** WITH 3-STATE OUTPUTS SCES281 - OCTOBER 1999




NOTES: A. CL includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_Q = 50 Ω , t_f \leq 2 ns, t_f \leq 2 ns. D. The outputs are measured one at a time with one transition per measurement.
- E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
- F. tpzL and tpzH are the same as ten.
- G. tPLH and tPHL are the same as tpd.





SN74ALVCH32244 32-BIT BUFFER/DRIVER WITH 3-STATE OUTPUTS SCES281 – OCTOBER 1999



PARAMETER MEASUREMENT INFORMATION V_{CC} = 2.5 V \pm 0.2 V


NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , t_f \leq 2 ns, t_f \leq 2 ns.
- D. The outputs are measured one at a time with one transition per measurement.
- E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
- F. t_{PZL} and t_{PZH} are the same as t_{en} .
- G. t_{PLH} and t_{PHL} are the same as t_{pd} .

Figure 2. Load Circuit and Voltage Waveforms




SN74ALVCH32244 32-BIT BUFFER/DRIVER WITH 3-STATE OUTPUTS SCES281 - OCTOBER 1999



PARAMETER MEASUREMENT INFORMATION V_{CC} = 2.7 V AND 3.3 V \pm 0.3 V

NOTES: A. CL includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 C. All input pulses are supplied by generators having the following characteristics: PRR ≤ 10 MHz, Z_O = 50 Ω, t_f ≤ 2.5 ns, t_f ≤ 2.5 ns.
- D. The outputs are measured one at a time with one transition per measurement.
- E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
- F. t_{PZL} and t_{PZH} are the same as t_{en} .
- G. t_{PLH} and t_{PHL} are the same as t_{pd} .





IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1999, Texas Instruments Incorporated