SCLS398B - APRIL 1998 - REVISED SEPTEMBER 1999

- EPIC ™ (Enhanced-Performance Implanted CMOS) Process
- Typical V_{OLP} (Output Ground Bounce)
 < 0.8 V at V_{CC} = 3.3 V, T_A = 25°C
- Typical V_{OHV} (Output V_{OH} Undershoot)
 > 2 V at V_{CC} = 3.3 V, T_A = 25°C
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Protection Exceeds JESD-22
 2000-V Human-Body Model (A114-A)
 - 200-V Machine Model (A115-A)
 - 1000-V Charged-Device Model (C101)
- Package Options Include Plastic Small-Outline (D, NS), Shrink Small-Outline (DB), Thin Very Small-Outline (DGV), and Thin Shrink Small-Outline (PW) Packages, Ceramic Flat (W) Packages, Chip Carriers (FK), and DIPs (J)

description

The 'LV367A devices are hex buffers and line drivers designed for 2-V to 5.5-V V_{CC} operation. These devices are designed specifically to improve both the performance and density of 3-state memory address drivers, clock drivers, and bus-oriented receivers and transmitters.

The 'LV367A devices are organized as dual 4-line and 2-line buffers/drivers with active-low output-enable (1 OE
and 2OE) inputs. When OE is low, the device passes noninverted data from the A inputs to the Y outputs. When
OE is high, the outputs are in the high-impedance state.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN54LV367A is characterized for operation over the full military temperature range of -55° C to 125° C. The SN74LV367A is characterized for operation from -40° C to 85° C.

FUNCTION TABLE (each buffer/driver)

(cu	(cuon bunch/arren)									
INP	JTS	OUTPUT								
OE	Α	Y								
L	Н	Н								
L	L	L								
н	Х	Z								



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC is a trademark of Texas Instruments Incorporated.

UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 1999, Texas Instruments Incorporated

1

SN54LV367A J OR	W PACKAGE
SN74LV367A D, DB, DGV, I	NS, OR PW PACKAGE
	M/)

	(то	P VI	EW)	
10E 1A1 1Y1 1A2 1Y2 1A3 1Y3	[1 [2 [3 [4		16 15 14 13 12 11	V <u>CC</u> 20E 2A2 2Y2 2A1 2Y1
1Y3 GND			10 9	1A4
GND	4°		9	


SN54LV367A . . . FK PACKAGE (TOP VIEW)

	1A1 NC Vcc)
		<u> </u>
1Y1	3 2 1 20 19] 4	18 🛛 2A2
1A2] 5	17 2Y2
NC 1Y2 1A3	6	16 🚺 NC
1Y2] 7	15 🚺 2A1
1A3	8	14 🚺 2Y1
	コマコン コマコ コマ4	

NC – No internal connection


SCLS398B - APRIL 1998 - REVISED SEPTEMBER 1999

logic symbol[†]



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for the D, DB, DGV, J, NS, PW, and W packages.

logic diagram (positive logic)



Pin numbers shown are for the D, DB, DGV, J, NS, PW, and W packages.



SCLS398B - APRIL 1998 - REVISED SEPTEMBER 1999

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, V_{CC} -0.5 V to 7 VInput voltage range, V_I (see Note 1)-0.5 V to 7 VOutput voltage range applied in the high or low state, V_O (see Notes 1 and 2)-0.5 V to V_{CC} + 0.5 VOutput voltage range applied in high-impedance or power-off state, V_O (see Note 1)-0.5 V to 7 VInput clamp current, I_{IK} ($V_I < 0$)-20 mAOutput clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$)±50 mA
Continuous output current, $I_O (V_O = 0 \text{ to } V_{CC})$ ±35 mA
Continuous current through V _{CC} or GND ±70 mA
Package thermal impedance, θ_{JA} (see Note 3): D package
DB package
DGV package
NS package
PW package
Storage temperature range, T _{stg}

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

2. This value is limited to 7 V maximum.

3. The package thermal impedance is calculated in accordance with JESD 51.



SCLS398B - APRIL 1998 - REVISED SEPTEMBER 1999

recommended operating conditions (see Note 4)

			SN54L	SN54LV367A		_V367A	UNIT
			MIN	MAX	MAX	UNIT	
VCC	Supply voltage		2	5.5	2	5.5	V
		V _{CC} = 2 V	1.5		1.5		
V	ligh lovel input veltage	V_{CC} = 2.3 V to 2.7 V	V _{CC} × 0.7		$V_{CC} \times 0.7$		V
VIH	High-level input voltage	V _{CC} = 3 V to 3.6 V	$V_{CC} \times 0.7$		$V_{CC} \times 0.7$		V
		V_{CC} = 4.5 V to 5.5 V	$V_{CC} \times 0.7$		$V_{CC} \times 0.7$		
		$V_{CC} = 2 V$		0.5		0.5	
M.	/IL Low-level input voltage	V_{CC} = 2.3 V to 2.7 V		$V_{CC} \times 0.3$		$V_{CC} \times 0.3$	v
۷IL		V _{CC} = 3 V to 3.6 V		$V_{CC} \times 0.3$		$V_{CC} \times 0.3$	v
		V_{CC} = 4.5 V to 5.5 V		V _{CC} ×0.3		$V_{CC} \times 0.3$	
VI	Input voltage		0	5.5	0	5.5	V
		High or low state	0	⁴ √Vcc	0	VCC	V
VO	Output voltage	3-state	0	5.5	0	5.5	v
		V _{CC} = 2 V	20	-50		-50	μA
1	List lovel entruit entrust	V_{CC} = 2.3 V to 2.7 V	20	-2		-2	
ЮН	High-level output current	V _{CC} = 3 V to 3.6 V	2	-8		-8	mA
		V _{CC} = 4.5 V to 5.5 V		-16		-16	
		V _{CC} = 2 V		50		50	μΑ
1		V_{CC} = 2.3 V to 2.7 V		2		2	
IOL	Low-level output current	V _{CC} = 3 V to 3.6 V		8		8	mA
		V _{CC} = 4.5 V to 5.5 V		16		16	
		V _{CC} = 2.3 V to 2.7 V	0	200	0	200	
$\Delta t/\Delta v$	Input transition rise or fall rate	V _{CC} = 3 V to 3.6 V	0	100	0	100	ns/V
		V_{CC} = 4.5 V to 5.5 V	0	20	0	20	
Тд	Operating free-air temperature		-55	125	-40	85	°C

NOTE 4: All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



SCLS398B - APRIL 1998 - REVISED SEPTEMBER 1999

DADAMETED	TEST CONDITIONS		SN54LV367A	SN74LV367A	LINUT
PARAMETER	TEST CONDITIONS	VCC	MIN TYP MAX	MIN TYP MAX	UNIT
	I _{OH} = -50 μA	2 V to 5.5 V	V _{CC} -0.1	V _{CC} -0.1	
Vari	$I_{OH} = -2 \text{ mA}$	2.3 V	2	2	V
VOH	I _{OH} = -8 mA	3 V	2.48	2.48	v
	I _{OH} = -16 mA	4.5 V	3.8	3.8	
	I _{OL} = 50 μA	2 V to 5.5 V	<u>(</u> 0.1	0.1	
	I _{OL} = 2 mA	2.3 V	0.4	0.4	V
VOL	I _{OL} = 8 mA	3 V	0.44	0.44	v
	I _{OL} = 16 mA	4.5 V	0.55	0.55	
Ц	$V_{I} = V_{CC} \text{ or } GND$	5.5 V	6 ±1	±1	μA
I _{OZ}	$V_{O} = V_{CC} \text{ or } GND$	5.5 V	±5	±5	μΑ
ICC	$V_{I} = V_{CC} \text{ or } GND, \qquad I_{O} = 0$	5.5 V	20	20	μΑ
l _{off}	$V_{I} \text{ or } V_{O} = 0 \text{ to } 5.5 \text{ V}$	0 V	5	5	μA
Ci	$V_I = V_{CC} \text{ or } GND$	3.3 V	3	3	pF
Co	$V_{I} = V_{CC} \text{ or } GND$	3.3 V	5.2	5.2	pF

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

switching characteristics over recommended operating free-air temperature range, V_{CC} = 2.5 V \pm 0.2 V (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	то	LOAD	Т	₄ = 25°C	;	SN54L	/367A	SN74L	V367A	UNIT
PARAMETER	(INPUT)	(OUTPUT)	CAPACITANCE	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
tpd*	А	Y			6.4	12.7	1	16	1	16	
t _{en} *	OE	Y	C _L = 15 pF		6.9	14.9	1	20	1	20	ns
^t dis [*]	OE	Y			6.4	14.9	1	20	1	20	
^t pd	A	Y			8.6	17.5	14	21	1	21	
ten	OE	Y	C _L = 50 pF		9.4	19.7) 7 (25	1	25	ns
^t dis	OE	Y			10.1	19.7	0	25	1	25	
^t sk(o)			C _L = 50 pF			2	Y			2	ns

* On products compliant to MIL-PRF-38535, this parameter is not production tested.

switching characteristics over recommended operating free-air temperature range, V_{CC} = 3.3 V \pm 0.3 V (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	то	LOAD	Т	λ = 25°C	;	SN54L	/367A	SN74L	V367A	UNIT
PARAMETER	(INPUT)	(OUTPUT)	CAPACITANCE	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
^t pd*	A	Y			4.7	8.3	1	10	1	10	
t _{en} *	OE	Y	C _L = 15 pF		5.1	10.5	1	12.5	1	12.5	ns
^t dis [*]	OE	Y			4.9	10.5	1	12.5	1	12.5	
tpd	A	Y			6.2	11.8	14	13.5	1	13.5	
ten	OE	Y	C _L = 50 pF		6.8	14	24	16	1	16	ns
^t dis	OE	Y			7.3	13.6	Q1	15.5	1	15.5	
^t sk(o)			C _L = 50 pF			1.5	Y			1.5	ns

* On products compliant to MIL-PRF-38535, this parameter is not production tested.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



SCLS398B - APRIL 1998 - REVISED SEPTEMBER 1999

switching characteristics over recommended operating free-air temperature range, V_{CC} = 5 V \pm 0.5 V (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	то	LOAD	T _A = 25°C		SN54LV367A		SN74L	/367A	UNIT	
PARAMETER	(INPUT)	(OUTPUT)	CAPACITANCE	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
^t pd*	А	Y			3.6	5.9	1	X	1	7	
t _{en} *	OE	Y	C _L = 15 pF		3.8	7.2	1	8.5	1	8.5	ns
^t dis [*]	OE	Y			2.6	7.2	1	8.5	0	8.5	
^t pd	A	Y			4.5	7.9	14	9	1	9	
t _{en}	OE	Y	C _L = 50 pF		4.9	9.2	D4	10.5	1	10.5	ns
^t dis	OE	Y			4.5	9.2	01	10.5	0	10.5	
^t sk(o)			C _L = 50 pF			1	Y			1	ns

* On products compliant to MIL-PRF-38535, this parameter is not production tested.

noise characteristics, V_{CC} = 3.3 V, C_L = 50 pF, T_A = 25°C (see Note 5)

	PARAMETER	SN	UNIT		
	FARAMETER	MIN	TYP	MAX	UNIT
V _{OL(P)}	Quiet output, maximum dynamic V _{OL}		0.5	0.8	V
V _{OL(V)}	Quiet output, minimum dynamic V _{OL}		-0.2	-0.8	V
VOH(V)	Quiet output, minimum dynamic V _{OH}		3		V
VIH(D)	High-level dynamic input voltage	2.31			V
V _{IL(D)}	Low-level dynamic input voltage			0.99	V

NOTE 5: Characteristics are for surface-mount packages only.


operating characteristics, $T_A = 25^{\circ}C$

	PARAMETER		TEST CONDITIONS		TYP	UNIT
Cpd	Power dissipation capacitance	C _L = 50 pF,	f = 10 MHz	3.3 V	14.9	рF
				5 V	17.4	



SCLS398B - APRIL 1998 - REVISED SEPTEMBER 1999

PARAMETER MEASUREMENT INFORMATION



NOTES: A. CL includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, Z_O = 50 Ω , t_f \leq 3 ns, t_f \leq 3 ns.
- D. The outputs are measured one at a time with one input transition per measurement.
- E. tpl 7 and tpH7 are the same as t_{dis}.
- F. tpzL and tpzH are the same as t_{en} .
- G. tpHL and tpLH are the same as t_{pd} .

Figure 1. Load Circuit and Voltage Waveforms



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1999, Texas Instruments Incorporated