- *EPIC*[™] (Enhanced-Performance Implanted CMOS) Submicron Process
- Inputs and Open-Drain Outputs Accept Voltages Up to 5.5 V
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- Package Options Include Plastic Small-Outline (D), Thin Very Small-Outline (DGV), Thin Shrink Small-Outline (PW) Packages, and Ceramic Flat (W) Packages, Ceramic Chip Carriers (FK), and DIPs (J)

description

These hex buffers/drivers are designed for 1.65-V to 5.5-V V_{CC} operation.

The outputs of the 'LVC07A devices are open drain and can be connected to other open-drain outputs to implement active-low wired-OR or active-high wired-AND functions. The maximum sink current is 24 mA.

Inputs can be driven from 1.8-V, 2.5-V, 3.3-V (LVTTL), or 5-V (CMOS) devices. This feature allows the use of these devices as translators in a mixed-system environment.

The SN54LVC07A is characterized for operation over the full military temperature range of -55° C to 125°C. The SN74LVC07A is characterized for operation from -40° C to 85°C.

FUNCTION TABLE (each buffer/driver)

INPUT A	OUTPUT Y
Н	Н
L	L

52

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC is a trademark of Texas Instruments Incorporated.


UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



SN54LVC07A ... J OR W PACKAGE SN74LVC07A ... D, DGV, OR PW PACKAGE (TOP VIEW)

	(,	
1A [1Y [2A [2Y [3A [3Y [GND [1 2 3 4 5 6 7	σ	14 13 12 11 10 9 8] V _{CC}] 6A] 6Y] 5A] 5Y] 4A] 4Y


SN54LVC07A . . . FK PACKAGE (TOP VIEW)



NC - No internal connection

SCAS595H - OCTOBER 1997 - REVISED FEBRUARY 2000

logic symbol[†]



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for the D, DGV, J, PW, and W packages.

logic diagram, each buffer/driver (positive logic)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[‡]

Output clamp current, I_{OK} (V _O < 0) Continuous output current, I_O Continuous current through V _{CC} or GND	0 0 0	9.5 V to 6.5 V 9.5 V to 6.5 V 9.550 mA 9.50 mA 9.50 mA 9.50 mA 9.50 mA 9.50 mA
Package thermal impedance, θ_{JA} (see Note 2):		
	DGV package	
	PW package	170°C/W
Storage temperature range, T _{stg}		5°C to 150°C

Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.

2. The package thermal impedance is calculated in accordance with JESD 51.



SCAS595H - OCTOBER 1997 - REVISED FEBRUARY 2000

recommended operating conditions (see Note 3)

			SN54L	VC07A	SN74L	VC07A	LINUT	
			MIN	MAX	MIN	MAX	UNIT	
VCC	Supply voltage		1.65	5.5	1.65	5.5	V	
VIH		V _{CC} = 1.65 V to 1.95 V	$0.65 \times V_{CC}$		$0.65 \times V_{CC}$			
		V_{CC} = 2.3 V to 2.7 V	1.7		1.7		V	
	High-level input voltage	V _{CC} = 2.7 V to 3.6 V	2		2		V	
		V _{CC} = 4.5 V to 5.5 V	$0.7 \times V_{CC}$		$0.7 \times V_{CC}$			
VIL	Low-level input voltage	V _{CC} = 1.65 V to 1.95 V		0.35 × VCC		$0.35 \times V_{CC}$	v	
		V_{CC} = 2.3 V to 2.7 V		0.7		0.7		
		V_{CC} = 2.7 V to 3.6 V		0.8		0.8		
		V_{CC} = 4.5 V to 5.5 V	K	$0.3 \times V_{CC}$		$0.3 \times V_{CC}$		
VI	Input voltage		0 3	5.5	0	5.5	V	
VO	Output voltage		00	5.5	0	5.5	V	
		V _{CC} = 1.65 V	2	4		4		
		V _{CC} = 2.3 V		12		12		
IOL	Low-level output current	V _{CC} = 2.7 V		12		12	mA	
		$V_{CC} = 3 V$		24		24		
		V _{CC} = 4.5 V		24		24	1	
ТА	Operating free-air temperature		-55	125	-40	85	°C	

NOTE 3: All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

DADAMETER	TEST CONDITIONS		SN54LVC07A	SN74LVC07A	UNIT	
PARAMETER	TEST CONDITIONS	VCC MIN TYP1 MAX MIN TYP1 N $1.65 \lor to 5.5 \lor$ 0.2 0.2 0.45 0.65	ΜΙΝ ΤΥΡ [†] ΜΑΧ	UNIT		
	I _{OL} = 100 μA	1.65 V to 5.5 V	0.2	0.2		
	I _{OL} = 4 mA	1.65 V	0.45	0.45		
	lot = 12 mA	2.3 V	0.7	0.7	V	
VOL	$I_{OL} = 12 \text{ mA}$	2.7 V	0.4	0.4		
	lat = 24 mA	3 V	<i>v</i> 0.55	0.55		
	I _{OL} = 24 mA	4.5 V	Q			
lj	$V_{I} = 5.5 V \text{ or GND}$	3.6 V	0 ±5	±5	μΑ	
ICC	$V_{I} = V_{CC} \text{ or } GND, \qquad I_{O} = 0$	3.6 V	2 10	10	μΑ	
ΔICC	One input at $V_{CC} - 0.6 V$, Other inputs at V_{CC} or GND	2.7 V to 3.6 V	<u>م</u> 500	500	μΑ	
Ci	$V_I = V_{CC}$ or GND	3.3 V	5	5	pF	

[†] All typical values are at V_{CC} = 3.3 V, T_A = 25° C.



SCAS595H - OCTOBER 1997 - REVISED FEBRUARY 2000

switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figures 1 through 4)

			SN54LVC07A										
PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = ± 0.1		= V _{CC} ± 0.1		V _{CC} =	2.7V	= V _{CC} ± 0.:		= V _{CC} ± 0.		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
^t pd	А	Y	1	3.5	1	2.8		3	1	2.9	1	2.6	ns


switching characteristics over recommended operating free-air temperature range, (unless otherwise noted) (see Figures 1 through 4)

				SN74LVC07A									
PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = ± 0.1		= V _{CC} ± 0.2		V _{CC} =	2.7 V	= V _{CC} ± 0.		= V _{CC} ± 0.		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
^t pd	А	Y	1	3.5	1	2.8		3	1	2.9	1	2.6	ns

operating characteristics, $T_A = 25^{\circ}C$

PARAMETER			V _{CC} = 1.8 V ± 0.15 V	$\begin{array}{c} \text{V}_{\text{CC}} = 2.5 \text{ V} \\ \pm 0.2 \text{ V} \end{array}$	V _{CC} = 3.3 V ± 0.3 V	V _{CC} = 5 V ± 0.5 V	UNIT
		CONDITIONO	TYP	TYP	TYP	TYP	
C _{pd}	Power dissipation capacitance per buffer/driver	f = 10 MHz	1.8	2	2.5	3.78	pF






- NOTES: A. CL includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control.
 Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 All input pulses are supplied by generators begins the following characteristics: DDD < 10 Miles 7a = 50.0 t < 2 as the 2 are
 - C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , t_f \leq 2 ns, t_f \leq 2 ns.
 - D. The outputs are measured one at a time with one transition per measurement.
 - E. Since this device has open-drain outputs, t_{PLZ} and t_{PZL} are the same as t_{pd} .
 - F. t_{PZL} is measured at V_{CC}/2.
 - G. t_{PLZ} is measured at V_{OL} + 0.15 V.

Figure 1. Load Circuit and Voltage Waveforms




SCAS595H - OCTOBER 1997 - REVISED FEBRUARY 2000



- NOTES: A. CL includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , t_f \leq 2 ns, t_f \leq 2 ns.
 - D. The outputs are measured one at a time with one transition per measurement.
 - E. Since this device has open-drain outputs, tPLZ and tPZL are the same as tpd.
 - F. tpzL is measured at V_{CC}/2.
 - G. tpLz is measured at VOL + 0.15 V.

Figure 2. Load Circuit and Voltage Waveforms






- Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , t_f \leq 2.5 ns. t_f \leq 2.5 ns.
 - D. The outputs are measured one at a time with one transition per measurement.
 - E. Since this device has open-drain outputs, tPLZ and tPZL are the same as tpd.
 - F. tp₇ is measured at 1.5 V.
 - G. tpLz is measured at VOL + 0.3 V.

Figure 3. Load Circuit and Voltage Waveforms



SCAS595H - OCTOBER 1997 - REVISED FEBRUARY 2000



- NOTES: A. CL includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_Q = 50 Ω , t_f \leq 2.5 ns, t_f \leq 2.5 ns.
 - D. The outputs are measured one at a time with one transition per measurement.
 - E. Since this device has open-drain outputs, tPLZ and tPZL are the same as tpd.
 - F. tpzL is measured at V_{CC}/2.
 - G. tpLz is measured at VOL + 0.3 V.

Figure 4. Load Circuit and Voltage Waveforms



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 2000, Texas Instruments Incorporated