 Member of the Texas Instruments Widebus™ Family 	DGG OR DL PACKAGE (TOP VIEW)		
 EPIC[™] (Enhanced-Performance Implanted CMOS) Submicron Process 	1 <u>OE</u> [1 1Y1 2	48 20E	
 Typical V_{OLP} (Output Ground Bounce) <0.8 V at V_{CC} = 3.3 V, T_A = 25°C 	1Y2 3 GND 4	46 1A2 45 GND	
 Typical V_{OHV} (Output V_{OH} Undershoot) >2 V at V_{CC} = 3.3 V, T_A = 25°C 	1Y3 🛛 5 1Y4 🖸 6	44 1A3 43 1A4	
 I_{off} and Power-Up 3-State Support Hot Insertion 	V _{CC} [] 7 2Y1 [] 8	42 V _{CC} 41 2A1	
 Supports Mixed-Mode Signal Operation on All Ports (5-V Input/Output Voltage With 2.2 V V = V 	2Y2 [9 GND [10 2Y3 [11		
 3.3-V V_{CC}) Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II 	2Y4 [12 3Y1 [13	37 2A4 36 3A1	
 ESD Protection Exceeds JESD 22 2000-V Human-Body Model (A114-A) 200-V Machine Model (A115-A) 	3Y2 14 GND 15 3Y3 16	34 GND 33 3A3	
 – 1000-V Charged-Device Model (C101) Package Options Include Plastic Shrink 	3Y4 17 V _{CC} 18 4Y1 19	E	
Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages	4Y2 20 GND 21	E	
description	4Y3 22 4Y4 23	26 4A4	
This 16-bit buffer/driver is designed for 3-V to 3.6-V V _{CC} operation.	4 0E [24	25 30E	

The SN74LVCZ16244A is designed specifically to improve the performance and density of 3-state memory address drivers, clock drivers, and bus-oriented receivers and transmitters.

The device can be used as four 4-bit buffers, two 8-bit buffers, or one 16-bit buffer. It provides true outputs and symmetrical active-low output-enable (OE) inputs.

Inputs can be driven from either 3.3-V or 5-V devices. This feature allows the use of these devices as translators in a mixed 3.3-V/5-V system environment.

When V_{CC} is between 0 and 1.5 V, the device is in the high-impedance state during power up or power down. However, to ensure the high-impedance state above 1.5 V, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

This device is fully specified for hot-insertion applications using I_{off} and power-up 3-state. The I_{off} circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down. The power-up 3-state circuitry places the outputs in the high-impedance state during power up and power down, which prevents driver conflict.

The SN74LVCZ16244A is characterized for operation from -40°C to 85°C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC and Widebus are trademarks of Texas Instruments.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warrantly. Production processing does not necessarily include testing of all parameters.



FUNCTION TABLE (each 4-bit buffer)				
INPUTS OUTPUT				
OE	Α	Y		
L	Н	Н		
L	L	L		
Н	Х	Z		


logic symbol[†]

1 <mark>0E</mark>	1	EN1				
2OE	48	EN2				
3 <mark>0E</mark>	25	EN3				
4 <u>0</u> E	24	EN4				
40E				لے		
1A1	47	┎┶━━	1	1 ▽	2	1Y1
1A2	46	<u> </u>	•	1 V	3	1Y2
1A2	44	<u> </u>			5	1Y3
1A4	43				6	1Y4
2A1	41		1	2 ▽	8	2Y1
2A1 2A2	40	┣───	-	2 •	9	211 2Y2
2A2 2A3	38	┣───			11	212 2Y3
2A3 2A4	37	┣───			12	
2A4 3A1	36	┣───	4	3 ▽	13	2Y4
	35	┣──	1	3 ∨	14	3Y1
3A2	33	┣───			16	3Y2
3A3	32				17	3Y3
3A4	30	 	4		19	3Y4
4A1	29	┣───	1	4 ▽	20	4Y1
4A2	27	┣			22	4Y2
4A3	26	┣──			23	4Y3
4A4		L				4Y4

[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.



logic diagram (positive logic)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, V _{CC} Input voltage range, V _I (see Note 1)	
Voltage range applied to any output in the high-impedance or power-off state, V_{O}	
(see Note 1)	–0.5 V to 6.5 V
Voltage range applied to any output in the high or low state, $V_{f O}$	
(see Notes 1 and 2)	–0.5 V to V _{CC} + 0.5 V
Input clamp current, I _{IK} (V _I < 0)	
Output clamp current, I _{OK} (V _O < 0)	
Continuous output current, IO	±50 mA
Continuous current through each V _{CC} or GND	
Package thermal impedance, θ_{JA} (see Note 3): DGG package	70°C/W
DL package	63°C/W
Storage temperature range, T _{stg}	–65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.

2. The value of V_{CC} is provided in the recommended operating conditions table.

3. The package thermal impedance is calculated in accordance with JESD 51.



recommended operating conditions (see Note 4)

			MIN	MAX	UNIT
VCC	Supply voltage		3	3.6	V
VIH	High-level input voltage	$V_{CC} = 3 V \text{ to } 3.6 V$	2		V
VIL	Low-level input voltage	V _{CC} = 3 V to 3.6 V		0.8	V
VI	Input voltage		0	5.5	V
Ve		High or low state	0	VCC	V
Vo	Output voltage	3-state	0	5.5	v
ЮН	High-level output current	$V_{CC} = 3 V$		-24	mA
I _{OL}	Low-level output current	$V_{CC} = 3 V$		24	mA
$\Delta t/\Delta v$	Input transition rise or fall rate			10	ns/V
$\Delta t / \Delta V_{CC}$	Power-up ramp rate		150		μs/V
TA	Operating free-air temperature		-40	85	°C

NOTE 4: All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST C	ONDITIONS	VCC	MIN	TYP†	MAX	UNIT
	I _{OH} = -100 μA		3 V to 3.6 V	V _{CC} -0.2			
VOH	I _{OH} = -12 mA	3 V 2.4					V
	I _{OH} = -24 mA		3 V	2.2			
	I _{OL} = 100 μA		3 V to 3.6 V			0.2	
VOL	I _{OL} = 12 mA		3 V			0.4	V
	I _{OL} = 24 mA		3 V			0.55	
Ц	V _I = 0 to 5.5 V		3.6 V			±5	μΑ
loff	VI or VO = 5.5 V		0			±5	μΑ
loz	V _O = 0 to 5.5 V		3.6 V			±5	μΑ
IOZPU	$V_{O} = 0.5$ to 2.5 V,	OE = don't care	0 to 1.5 V			±5	μA
IOZPD	V _O = 0.5 to 2.5 V,	OE = don't care	1.5 V to 0			±5	μA
	V _I = V _{CC} or GND		0.01/		100	A	
Icc	$3.6 V \le V_I \le 5.5 V^{\ddagger}$	IO = 0	3.6 V	100		100	μA
ΔICC	One input at V _{CC} – 0.6 V,	Other inputs at V _{CC} or GND	3 V to 3.6 V			100	μΑ
Ci	V _I = V _{CC} or GND		3.3 V		4.5		pF
Co	V _O = V _{CC} or GND		3.3 V		6		pF

[†] All typical values are at V_{CC} = 3.3 V, T_A = 25°C.

[‡] This applies in the disabled state only.


switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 3.3 V ± 0.3 V		UNIT
		(001201)	MIN	MAX	
^t pd	A or B	B or A	1.1	4.1	ns
t _{en}	OE	A or B	1	4.6	ns
^t dis	OE	A or B	1.8	5.8	ns



ope	rating characteristics, T _A = 25°C				
	PARAMETER		TEST CONDITIONS	ТҮР	UNIT
Card	C _{pd} Power dissipation capacitance per buffer/driver	Outputs enabled	f = 10 MHz	32	рF
Opa		Outputs disabled	1 = 10 10112	5.5	pΓ






NOTES: A. CL includes probe and jig capacitance.

B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 C. All input pulses are supplied by generators having the following characteristics: PRR ≤ 10 MHz, Z_Q = 50 Ω, t_f ≤ 2 ns, t_f ≤ 2 ns.

- D. The outputs are measured one at a time with one transition per measurement.
- E. tpLz and tpHz are the same as tdis.
- F. t_{PZL} and t_{PZH} are the same as t_{en} .
- G. t_{PLH} and t_{PHL} are the same as t_{pd} .





IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgment, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Customers are responsible for their applications using TI components.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 2000, Texas Instruments Incorporated