#### SN54LVTH162241, SN74LVTH162241 3.3-V ABT 16-BIT BUFFERS/DRIVERS WITH 3-STATE OUTPUTS SCBS692D - MAY 1997 - REVISED APRIL 1999

<ul> <li>Members of the Texas Instruments Widebus<sup>™</sup> Family</li> </ul>	SN54LVTH162241 WD PACKAGE SN74LVTH162241 DGG OR DL PACKAGE (TOP VIEW)					
<ul> <li>State-of-the-Art Advanced BiCMOS Technology (ABT) Design for 3.3-V Operation and Low Static-Power Dissipation</li> </ul>	$1 \overline{OE} \begin{bmatrix} 1 & 48 \\ 2 & 47 \end{bmatrix} 2 OE$ $1 Y1 \begin{bmatrix} 2 & 47 \\ 1Y2 \end{bmatrix} 1 A1$ $1 Y2 \begin{bmatrix} 3 & 46 \\ 1 \end{bmatrix} 1 A2$					
<ul> <li>Output Ports Have Equivalent 22-Ω Series</li></ul>	GND [ 4 45 ] GND					
Resistors, So No External Resistors Are	1Y3 [ 5 44 ] 1A3					
Required	1Y4 [ 6 43 ] 1A4					
<ul> <li>Support Mixed-Mode Signal Operation</li></ul>	V <sub>CC</sub> [ 7 42 ] V <sub>CC</sub>					
(5-V Input and Output Voltages With	2Y1 [ 8 41 ] 2A1					
3.3-V V <sub>CC</sub> )	2Y2 [ 9 40 ] 2A2					
<ul> <li>Support Unregulated Battery Operation</li></ul>	GND [] 10 39 ]] GND					
Down to 2.7 V	2Y3 [] 11 38 [] 2A3					
<ul> <li>Typical V<sub>OLP</sub> (Output Ground Bounce)</li></ul>	2Y4 [ 12 37 ] 2A4					
< 0.8 V at V <sub>CC</sub> = 3.3 V, T <sub>A</sub> = 25°C	3Y1 [ 13 36 ] 3A1					
<ul> <li>I<sub>off</sub> and Power-Up 3-State Support Hot Insertion</li> </ul>	3Y2   14 35   3A2 GND   15 34   GND 3Y3   16 33   3A3					
<ul> <li>Bus Hold on Data Inputs Eliminates the</li></ul>	3Y4 [ 17 32 ] 3A4					
Need for External Pullup/Pulldown	V <sub>CC</sub> [ 18 31 ] V <sub>CC</sub>					
<ul> <li>Resistors</li> <li>Distributed V<sub>CC</sub> and GND Pin Configuration Minimizes High-Speed Switching Noise</li> </ul>	4Y1 [ 19 30 ] 4A1 4Y2 [ 20 29 ] 4A2 GND [ 21 28 ] GND					
<ul> <li>Flow-Through Architecture Optimizes PCB</li></ul>	4Y3 [ 22 27 ] 4A3					
Layout	4Y4 [ 23 26 ] 4A4					
Latch-Up Performance Exceeds 500 mA Per	4 <del>0E</del> [ 24 25 ] 30E					

- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Package Options Include Plastic Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages and 380-mil Fine-Pitch Ceramic Flat (WD) Package Using 25-mil Center-to-Center Spacings

#### description

JESD 17

These 16-bit buffers/drivers are designed specifically for low-voltage (3.3-V)  $V_{CC}$  operation, but with the capability to provide a TTL interface to a 5-V system environment.

The devices can be used as four 4-bit buffers, two 8-bit buffers, or one 16-bit buffer. The devices provide noninverting outputs and complementary output-enable (OE and OE) inputs.

The outputs, which are designed to source or sink up to 12 mA, include equivalent  $22-\Omega$  series resistors to reduce overshoot and undershoot.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus is a trademark of Texas Instruments Incorporated.

UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 1999, Texas Instruments Incorporated

#### description (continued)

When  $V_{CC}$  is between 0 and 1.5 V, the devices are in the high-impedance state during power up or power down. However, to ensure the high-impedance state above 1.5 V,  $\overline{OE}$  should be tied to  $V_{CC}$  through a pullup resistor and OE should be tied to GND through a pulldown resistor; the minimum value of the resistor is determined by the current-sinking/current-sourcing capability of the driver.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

These devices are fully specified for hot-insertion applications using I<sub>off</sub> and power-up 3-state. The I<sub>off</sub> circuitry disables the outputs, preventing damaging current backflow through the devices when they are powered down. The power-up 3-state circuitry places the outputs in the high-impedance state during power up and power down, which prevents driver conflict.

The SN54LVTH162241 is characterized for operation over the full military temperature range of  $-55^{\circ}$ C to  $125^{\circ}$ C. The SN74LVTH162241 is characterized for operation from  $-40^{\circ}$ C to  $85^{\circ}$ C.

FUNCTION TABLES									
INPU	OUTPUTS								
10E, 40E	1Y, 4Y								
L	Н	Н							
L	L	L							
н	Х	Z							

INPU	OUTPUTS	
20E, 30E	2A, 3A	2Y, 3Y
Н	Н	Н
н	L	L
L	Х	Z

# POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

#### SN54LVTH162241, SN74LVTH162241 3.3-V ABT 16-BIT BUFFERS/DRIVERS WITH 3-STATE OUTPUTS SCBS692D - MAY 1997 - REVISED APRIL 1999

### logic symbol<sup>†</sup>


	1 、					
1 <mark>0E</mark>	48	EN1				
20E		EN2				
30E	25	EN3				
4 <mark>0E</mark>	24	EN4				
40E		L""		لے		
1A1	47	┍┶━━	1	1 🗸	2	1Y1
1A2	46	<u> </u>	•		3	1Y2
	44	┣───			5	
1A3	43	┝──			6	1Y3
1A4	41	└──			8	1Y4
2A1	40	1	1	2 ▽	9	2Y1
2A2	38				11	2Y2
2A3	37				12	2Y3
2A4		-				2Y4
3A1	36		1	3 ▽	13	3Y1
3A2	35				14	3Y2
3A3	33				16	3Y3
3A4	32	<u> </u>			17	3Y4
	30	<u> </u>			19	
4A1	29	┣──	1	4 ▽	20	4Y1
4A2	27	┣───			22	4Y2
4A3	26	<b> </b>			23	4Y3
4A4						4Y4

<sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.



#### SN54LVTH162241, SN74LVTH162241 3.3-V ABT 16-BIT BUFFERS/DRIVERS WITH 3-STATE OUTPUTS SCBS692D – MAY 1997 – REVISED APRIL 1999

#### logic diagram (positive logic)



#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

Supply voltage range, V <sub>CC</sub> 0.5 V to 4.6	ν
Input voltage range, VI (see Note 1)	V
Voltage range applied to any output in the high-impedance	
or power-off state, V <sub>O</sub> (see Note 1)	' V
Voltage range applied to any output in the high state, V <sub>O</sub> (see Note 1)0.5 V to V <sub>CC</sub> + 0.5	V
Current into any output in the low state, I <sub>O</sub>	nΑ
Current into any output in the high state, I <sub>O</sub> (see Note 2)	∩Α
Input clamp current, I <sub>IK</sub> (V <sub>I</sub> < 0)	∩Α
Output clamp current, I <sub>OK</sub> (V <sub>O</sub> < 0)	∩Α
Package thermal impedance, θ <sub>JA</sub> (see Note 3): DGG package	Ŵ
DL package	Ŵ
Storage temperature range, T <sub>stg</sub> 65°C to 150°	°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

2. This current flows only when the output is in the high state and  $V_O > V_{CC}$ .

3. The package thermal impedance is calculated in accordance with JESD 51.



#### SN54LVTH162241, SN74LVTH162241 3.3-V ABT 16-BIT BUFFERS/DRIVERS WITH 3-STATE OUTPUTS SCBS692D - MAY 1997 - REVISED APRIL 1999

#### recommended operating conditions (see Note 4)

			SN54LVTH	162241	SN74LVTH	UNIT	
			MIN	MAX	MIN	MAX	UNIT
VCC	Supply voltage	2.7	3.6	2.7	3.6	V	
VIH	High-level input voltage	2	M	2		V	
VIL	Low-level input voltage		\$ 0.8		0.8	V	
VI	Input voltage	4	5.5		5.5	V	
ЮН	High-level output current	5	-12		-12	mA	
IOL	Low-level output current		201	12		12	mA
$\Delta t/\Delta v$	Input transition rise or fall rate Outputs enabled		00	10		10	ns/V
Δt/ΔV <sub>CC</sub>	Power-up ramp rate	Q 200		200		μs/V	
TA	Operating free-air temperature	-55	125	-40	85	°C	

NOTE 4: All unused control inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

#### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS		SN54	SN54LVTH162241			SN74LVTH162241				
		TEST CONDITIONS			түр†	MAX	MIN	TYP <sup>†</sup>	MAX	UNIT		
VIK		V <sub>CC</sub> = 2.7 V,	lj = -18 mA			-1.2			-1.2	V		
VOH		V <sub>CC</sub> = 3 V,	I <sub>OH</sub> = -12 mA	2			2			V		
VOL		V <sub>CC</sub> = 3 V,	I <sub>OL</sub> = 12 mA			0.8			0.8	V		
		V <sub>CC</sub> = 0 or 3.6 V,	V <sub>I</sub> = 5.5 V			10			10			
	Control inputs	V <sub>CC</sub> = 3.6 V,	$V_I = V_{CC}$ or GND			±1			±1			
I			$V_I = V_{CC}$			1			1	μA		
	Data inputs	V <sub>CC</sub> = 3.6 V	$V_{I} = 0$			-5			-5			
loff		$V_{CC} = 0,$	$V_{I}$ or $V_{O}$ = 0 to 4.5 V			_±100			±100	μΑ		
l(hold)	Data inputs		V <sub>I</sub> = 0.8 V	75	4	2	75					
		V <sub>CC</sub> = 3 V	V <sub>I</sub> = 2 V	-75	Ē		-75			μA		
		V <sub>CC</sub> = 3.6 V‡,	$V_{I} = 0$ to 3.6 V		CTD				500 -750	μΑ		
IOZH		V <sub>CC</sub> = 3.6 V,	V <sub>O</sub> = 3 V	4	2	5			5	μΑ		
IOZL		V <sub>CC</sub> = 3.6 V,	V <sub>O</sub> = 0.5 V	40	,	-5			-5	μΑ		
IOZPU		$V_{CC} = 0$ to 1.5 V, $V_{O} = 0.5$ V to 3 V, OE/OE = don't care				±100*			±100	μΑ		
IOZPD		$V_{CC} = 1.5 V \text{ to } 0, V_{O} = OE/OE = don't care$	= 0.5 V to 3 V,			±100*			±100	μΑ		
		V <sub>CC</sub> = 3.6 V,	Outputs high			0.19			0.19			
ICC	$I_{O}=0,$	Outputs low			5			5	mA			
		$V_{I} = V_{CC} \text{ or } GND$	Outputs disabled	0.19					0.19			
∆I <sub>CC</sub> §		$V_{CC}$ = 3 V to 3.6 V, One input at $V_{CC}$ – 0.6 V, Other inputs at $V_{CC}$ or GND				0.2			0.2	mA		
Ci		V <sub>I</sub> = 3 V or 0			4			4		pF		
Co		$V_{O} = 3 V \text{ or } 0$			9			9		pF		

\* On products compliant to MIL-PRF-38535, this parameter is not production tested. <sup>†</sup> All typical values are at V<sub>CC</sub> = 3.3 V, T<sub>A</sub> = 25°C.

<sup>‡</sup> This is the bus-hold maximum dynamic current. It is the minimum overdrive current required to switch the input from one state to another. § This is the increase in supply current for each input that is at the specified TTL voltage level rather than V<sub>CC</sub> or GND.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



#### SN54LVTH162241, SN74LVTH162241 3.3-V ABT 16-BIT BUFFERS/DRIVERS WITH 3-STATE OUTPUTS SCBS692D – MAY 1997 – REVISED APRIL 1999

## switching characteristics over recommended operating free-air temperature range, $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Figure 1)


			SN54LVTH162241			SN74LVTH162241						
PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>CC</sub> = ± 0.		V <sub>CC</sub> =	2.7 V		CC = 3.3 ± 0.3 V	V	V <sub>CC</sub> =	2.7 V	UNIT
			MIN	MAX	MIN	MAX	MIN	TYP†	MAX	MIN	MAX	
<sup>t</sup> PLH	A	V	1.3	4.3	A	4.9	1.4	3	4.1		4.7	ns
<sup>t</sup> PHL		I	1.3	4.3	ME.	4.9	1.4	2.4	4.1		4.7	115
<sup>t</sup> PZH		v	1.1	5.2	RE	5.9	1.2	3.5	4.9		5.7	ns
<sup>t</sup> PZL	OE or OE	T	1.4	5	4	5.4	1.5	3.5	4.8		5.2	115
<sup>t</sup> PHZ	OE or OE	v	1.9	5.5		6.2	2	3.7	5.3		5.9	ns
<sup>t</sup> PLZ		I	1.9	5.2		5.7	2	3.6	4.9		5.4	115
<sup>t</sup> sk(o)				5					0.5		0.5	ns

<sup>†</sup> All typical values are at V<sub>CC</sub> = 3.3 V,  $T_A$  = 25°C.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



#### SN54LVTH162241, SN74LVTH162241 3.3-V ABT 16-BIT BUFFERS/DRIVERS WITH 3-STATE OUTPUTS SCBS692D – MAY 1997 – REVISED APRIL 1999



#### PARAMETER MEASUREMENT INFORMATION

NOTES: A. C<sub>1</sub> includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control.
   Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz, Z<sub>O</sub> = 50  $\Omega$ , t<sub>f</sub>  $\leq$  2.5 ns, t<sub>f</sub>  $\leq$  2.5 ns.
- D. The outputs are measured one at a time with one transition per measurement.

#### Figure 1. Load Circuit and Voltage Waveforms



#### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1999, Texas Instruments Incorporated