3.3V to 6.5V CMOS Technology for Low

28 Software-Configurable I/O Lines


10-kHz or 8-kHz Speech Sample Rate

Power Dissipation

- Interface to External ROM/EPROM (Up to 8 MBytes)
- 8-Bit Microprocessor with 61 instructions
- 32 Twelve-Bit Words and 992 Bytes of RAM
- 4K Internal ROM

description

The MSP50C30 combines an 8-bit microprocessor, two speech synthesizers, ROM, RAM, and I/O in a low-cost single-chip system. The architecture uses the same arithmetic logic unit (ALU) for the two synthesizers and the microprocessor, thus reducing chip area and cost and enabling the microprocessor to do a multiply operation in 0.8 μ s. The MSP50C30 features two independent channels of linear predictive coding (LPC), which synthesize high-quality speech at a low data rate. Pulse-code modulation (PCM) can produce music or sound effects. For more information, see the MSP50C30 User's Guide (literature number SPSU012).





Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 1998, Texas Instruments Incorporated

SPSS021 NOVEMBER 1998

absolute maximum ratings over operating free-air temperature range[†]

Supply voltage range, V _{DD} (see Note 1)
Supply current, I _{DD} or I _{SS} (see Note 2)
Input voltage range, V _I (see Note 1)
Output voltage range, V _O (see Note 1) –0.3 V to V _{DD} + 0.3 V
Storage temperature range

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. All voltages are with respect to ground.

2. The total supply current includes the current out of all the I/O terminals and DAC terminals as well as the operating current of the device.

recommended operating conditions (MSP50C32, MSP50C33, MSP50x34)

			MAX	MAX	UNIT
V _{DD}	Supply voltage [†]		3.3	6.5	V
VIH	High-level input voltage	V _{DD} = 3.3 V	2.5	3.3	
		$V_{DD} = 5 V$	3.8	5	V
		$V_{DD} = 6 V$	4.5	6	
VIL	Low-level input voltage	V _{DD} = 3.3 V	0	0.65	
		$V_{DD} = 5 V$	0	1	V
		$V_{DD} = 6 V$	0	1.3	
T _A	Operating free-air temperature	Device functionality	0	70	°C
Rspeaker	Minimum speaker impedance	Direct speaker drive using 2 pin push-pull DAC option	32		Ω

[†] Unless otherwise noted, all voltages are with respect to V_{SS}.



SPSS021 NOVEMBER 1998

electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
		V _{DD} = 3.5 V		2		
V _{T+}	Positive-going threshold voltage (INIT)	V _{DD} = 6 V		3.4		V
V _{T-}		V _{DD} = 3.5 V		1.6		
	Negative-going threshold voltage (INIT)	V _{DD} = 6 V		2.3		V
		V _{DD} = 3.5 V		0.4		
V _{hys}	Hysteresis ($V_{T+} - V_{T-}$) (INIT)	V _{DD} = 6 V	1.1			V
l _{lkg}	Input leakage current (except for OSC IN)				2	μA
Istandby	Standby current (INIT low, SETOFF)				10	μΑ
		V _{DD} = 3.3 V,		2.1		
IDD [†]	Supply current	V _{DD} = 5 V,		3.1		mA
		V _{DD} = 6 V,		4.5		
	High-level output current (PA, PB)	V _{DD} = 3.3 V, V _{OH} = 2.75 V	-4	-12		
		V _{DD} = 5 V, V _{OH} = 4.5 V	-5	-14		mA
ЮН		V _{DD} = 6 V, V _{OH} = 5.5 V	-6	-15		
		V _{DD} = 3.3 V, V _{OH} = 2.2 V	-8	-20		
		V _{DD} = 5 V, V _{OH} = 3.33 V	-14	-40		mA
		V _{DD} = 6 V, V _{OH} = 4 V	-20	-51		
	Low-level output current (PA, PB)	V _{DD} = 3.3 V, V _{OL} = 0.5 V	5	9		
		V _{DD} = 5 V, V _{OL} = 0.5 V	5	9		mA
		V _{DD} = 6 V, V _{OL} = 0.5 V	5	9		
IOL		V _{DD} = 3.3 V, V _{OL} = 1.1 V	10	19		
		V _{DD} = 5 V, V _{OL} = 1.67 V	20	29		mA
		V _{DD} = 6 V, V _{OL} = 2 V	25	35		
		V _{DD} = 3.3 V, V _{OH} = 2.75 V	-30	-50		
		V _{DD} = 5 V, V _{OH} = 4.5 V	-35	-60		mA
	High-level output current (D/A)	V _{DD} = 6 V, V _{OH} = 5.5 V	-40	-65		1
ЮН		$V_{DD} = 3.3 \text{ V}, \qquad V_{OH} = 2.3 \text{ V}$	-50	-90		
		V _{DD} = 5 V, V _{OH} = 4 V	-90	-140		mA
		V _{DD} = 6 V, V _{OH} = 5 V	-100	-150		
		V _{DD} = 3.3 V, V _{OL} = 0.5 V	50	80		
		V _{DD} = 5 V, V _{OL} = 0.5 V	70	90		mA
	Low-level output current (D/A)	$V_{DD} = 6 V$, $V_{OL} = 0.5 V$	80	110		
IOL		V _{DD} = 3.3 V, V _{OL} = 1 V	100	140		
		V _{DD} = 5 V, V _{OL} = 1 V	140			mA
		V _{DD} = 6 V, V _{OL} = 1 V	150			
	Pullup resistance	Resistors selected by software and connected between terminal and VDE	10	20	50	kΩ
f _{osc(low)}	Oscillator frequency‡	$V_{DD} = 5 V$, $T_A = 25^{\circ}C$,	14.89	15.36	15.86	MHz
		Target frequency = 15.36 MHz V_{DD} = 5 V, T_A = 25°C,	40.05	40.5	40 -	
^f osc(high)	Oscillator frequency [‡]	Target frequency = 19.2 MHz	18.62	19.2	19.7	MHz

[†] Operating current assumes all inputs are tied to either V_{SS} or V_{DD} with no input currents due to programmed pullup resistors. The DAC output and other outputs are open circuited. \ddagger The frequency of the internal clock has a temperature coefficient of approximately -0.2 %/°C and a V_{DD} coefficient of approximately ± 1 %/V.



SPSS021 NOVEMBER 1998

switching characteristics


PARAMETER			TEST CONDITIONS			MIN	NOM	MAX	UNIT
t _r Rise time	Rise time	PA, PB, PC, PD, D/A	V _{DD} = 3.3 V,	C _L = 100 pF,	10% to 90%		50		ns
	OA	V _{DD} = 3.3 V,	CL = 50 pF,	10% to 90%		50			
tf	Fall time	PA, PB, PC, PD, D/A	V _{DD} = 3.3 V,	C _L = 100 pF,	10% to 90%		50		ns
		OA	V _{DD} = 3.3 V,	C _L = 50 pF,	10% to 90%		50		

timing requirements

		MIN	MAX	UNIT
Initialization				
^t INIT	INIT pulsed low while the MSP50x3x has power applied (see Figure 1)			μs
Wakeup				
^t su(wakeup)	Setup time prior to wakeup terminal negative transition (see Figure 2)	1		μs
External Inte	rrupt	•		
	$f_{clock} = 15.36 \text{ MH}$	z 1		
^t su(interrupt) Se	Setup time prior to B1 terminal negative transition (see Figure 3) f _{clock} = 19.2 MHz	1.5		μs
Writing (Slav	e Mode)			
^t su1(B1)	Setup time, B1 low before B0 goes low (see Figure 4)	20		ns
^t su(d)	Setup time, data valid before B0 goes high (see Figure 4)			ns
^t h1(B1)	Hold time, B1 low after B0 goes high (see Figure 4)			ns
^t h(d)	Hold time, data valid after B0 goes high (see Figure 4)			ns
t _W	Pulse duration, B0 low (see Figure 4)	100		ns
t _r	Rise time, B0 (see Figure 4)			ns
t _f	Fall time, B0 (see Figure 4)			ns
Reading (Sla	ve Mode)			
^t su2(B1)	Setup time, B1 before B0 goes low (see Figure 5)	20		ns
^t h2(B1)	Hold time, B1 after B0 goes high (see Figure 5)	20		ns
^t dis	Output disable time, data valid after B0 goes high (see Figure 5)			ns
t _w	Pulse duration, B0 low (see Figure 5)			ns
t _r	Rise time, B0 (see Figure 5)		50	ns
t _f	Fall time, B0 (see Figure 5)			ns
td	Delay time for B0 low to data valid (see Figure 5)			ns
External ROM	Λ			
^t a(ROM)	ROM access time		400	ns




SPSS021 NOVEMBER 1998





SPSS021 NOVEMBER 1998



PARAMETER MEASUREMENT INFORMATION


Figure 5. Read Timing Diagram (Slave Mode)



SPSS021 NOVEMBER 1998

MECHANICAL DATA

PLASTIC QUAD FLATPACK



NOTES: A. All linear dimensions are in millimeters.

PJM (R-PQFP-G100)

- B. This drawing is subject to change without notice.
- C. Falls within JEDEC MS-022



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated