SLOS207B – JANUARY 1998 – REVISED MARCH 2000

- Fully Specified for 3.3-V and 5-V Operation
- Wide Power Supply Compatibility 2.5 V – 5.5 V
- Output Power for R<sub>L</sub> = 8 Ω
   350 mW at V<sub>DD</sub> = 5 V, BTL
  - $250 \text{ mW} \text{ at } V_{\text{DD}} = 5 \text{ V}, \text{ SE}$
  - 250 mW at V<sub>DD</sub> = 3.3 V, BTL
  - 75 mW at V<sub>DD</sub> = 3.3 V, SE

#### description


The TPA311 is a bridge-tied load (BTL) or single-ended (SE) audio power amplifier developed especially for low-voltage applications where internal speakers and external earphone operation are required. Operating with a 3.3-V supply, the TPA311 can deliver 250-mW of

- Shutdown Control
  - $I_{DD}$  = 7  $\mu$ A at 3.3 V
  - $I_{DD}$  = 60  $\mu$ A at 5 V
- BTL to SE Mode Control
- Integrated Depop Circuitry
- Thermal and Short-Circuit Protection
- Surface Mount Packaging

   SOIC
  - PowerPAD<sup>™</sup> MSOP

	D OR DGN PACKAGE (TOP VIEW)				
SHUTDOWN	1 <sup>O</sup>	8		V <sub>O</sub> -	
BYPASS	2	7		GND	
SE/BTL	3	6		V <sub>DD</sub>	
IN	4	5		V <sub>O</sub> +	

continuous power into a BTL 8-Ω load at less than 1% THD+N throughout voice band frequencies. Although this device is characterized out to 20 kHz, its operation was optimized for narrower band applications such as cellular communications. The BTL configuration eliminates the need for external coupling capacitors on the output in most applications, which is particularly important for small battery-powered equipment. A unique feature of the TPA311 is that it allows the amplifier to switch from BTL to SE *on the fly* when an earphone drive is required. This eliminates complicated mechanical switching or auxiliary devices just to drive the external load. This device features a shutdown mode for power-sensitive applications with special depop circuitry to virtually eliminate speaker noise when exiting shutdown mode and during power cycling. The TPA311 is available in an 8-pin SOIC surface-mount package and the surface-mount PowerPAD MSOP, which reduces board space by 50% and height by 40%.





Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PowerPAD is a trademark of Texas Instruments.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warrantly. Production processing does not necessarily include testing of all parameters.



SLOS207B – JANUARY 1998 – REVISED MARCH 2000

AVAILABLE OPTIONS					
	MSOP				
TA	SMALL OUTLINE <sup>†</sup> (D)	MSOP <sup>†</sup> (DGN)	Symbolization		
-40°C to 85°C	TPA311D	TPA311DGN	AAB		

<sup>†</sup> The D and DGN packages are available taped and reeled. To order a taped and reeled part, add the suffix R to the part number (e.g., TPA311DR).

#### **Terminal Functions**

TERMINA	۱L		DECODIDATION
NAME	NO.	I/O	DESCRIPTION
BYPASS	2	I	BYPASS is the tap to the voltage divider for internal mid-supply bias. This terminal should be connected to a $0.1$ - $\mu$ F to $1$ - $\mu$ F capacitor when used as an audio amplifier.
GND	7		GND is the ground connection.
IN	4	I	IN is the audio input terminal.
SE/BTL	3	I	When SE/BTL is held low, the TPA311 is in BTL mode. When SE/BTL is held high, the TPA311 is in SE mode.
SHUTDOWN	1	I	SHUTDOWN places the entire device in shutdown mode when held high ( $I_{DD}$ = 60 µA, $V_{DD}$ = 5 V).
V <sub>DD</sub>	6		V <sub>DD</sub> is the supply voltage terminal.
V <sub>O</sub> +	5	0	$V_{O}$ + is the positive output for BTL and SE modes.
V <sub>O</sub> -	8	0	$V_{\mbox{O}}\mbox{-}$ is the negative output in BTL mode and a high-impedance output in SE mode.

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>‡</sup>

Supply voltage, V <sub>DD</sub>	
Input voltage, V <sub>1</sub>	–0.3 V to V <sub>DD</sub> +0.3 V
Continuous total power dissipation	internally limited (see Dissipation Rating Table)
Operating free-air temperature range, T <sub>A</sub> (see Table 3)	40°C to 85°C
Operating junction temperature range, T <sub>J</sub>	–40°C to 150°C
Storage temperature range, T <sub>stg</sub>	
Lead temperature 1,6 mm (1/16 inch) from case for 10 secor	nds 260°C

‡ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

#### DISSIPATION RATING TABLE

PACKAGE	T <sub>A</sub> ≤ 25°C	DERATING FACTOR	T <sub>A</sub> = 70°C	T <sub>A</sub> = 85°C
D	725 mW	5.8 mW/°C	464 mW	377 mW
DGN	2.14 W§	17.1 mW/°C	1.37 W	1.11 W

§ Please see the Texas Instruments document, PowerPAD Thermally Enhanced Package Application Report (literature number SLMA002), for more information on the PowerPAD package. The thermal data was measured on a PCB layout based on the information in the section entitled Texas Instruments Recommended Board for PowerPAD on page 33 of the before mentioned document.

#### recommended operating conditions

	MIN	MAX	UNIT
Supply voltage, V <sub>DD</sub>	2.5	5.5	V
Operating free-air temperature, T <sub>A</sub> (see Table 3)	-40	85	°C



SLOS207B - JANUARY 1998 - REVISED MARCH 2000

# electrical characteristics at specified free-air temperature, $V_{DD}$ = 3.3 V, $T_A$ = 25°C (unless otherwise noted)

PARAMETER		TEST CONDIT	TEST CONDITIONS		TYP	MAX	UNIT
Voo	Output offset voltage (measured differentially)	See Note 1	See Note 1		5	20	mV
PSRR	Power supply rejection ratio	$V_{} = 2.2 V_{+} t_{0.2} 4 V_{-}$	BTL mode		85		dB
FORK		$V_{DD} = 3.2 \text{ V to } 3.4 \text{ V}$	SE mode		83		
		BTL mode			0.7	1.5	
IDD	Supply current (see Figure 6)	SE mode			0.35	0.75	mA
IDD(SD)	Supply current, shutdown mode (see Figure 7)				7	50	μΑ

NOTE 1: At 3 V < V<sub>DD</sub> < 5 V the dc output voltage is approximately  $V_{DD}/2$ .

## operating characteristics, V\_DD = 3.3 V, T\_A = 25°C, R\_L = 8 $\Omega$

	PARAMETER		TEST CONDITIONS		MIN TYP	MAX	UNIT
De	Output power, see Note 2	THD = 0.5%,	BTL mode,	See Figure 14	250		mW
PO	Output power, see Note 2	THD = 0.5%,	SE mode		110		IIIVV
THD + N	Total harmonic distortion plus noise	P <sub>O</sub> = 250 mW, See Figure 12	f = 20 Hz to 4 kHz,	Gain = 2,	1.3%		
ВОМ	Maximum output power bandwidth	Gain = 2,	THD = 3%,	See Figure 12	10		kHz
B <sub>1</sub>	Unity-gain bandwidth	Open Loop,	See Figure 36		1.4		MHz
			$C_B = 1 \ \mu F$ ,	BTL mode,	71		dB
Supply ripple rejection ratio		f = 1 kHz, See Figure 3	C <sub>B</sub> = 1 μF,	SE mode,	86		ав
V <sub>n</sub>	Noise output voltage	Gain = 1, BTL,	$C_B = 0.1 \ \mu F$ , See Figure 42	R <sub>L</sub> = 32 Ω,	15		μV(rms)

NOTE 2: Output power is measured at the output terminals of the device at f = 1 kHz.



SLOS207B – JANUARY 1998 – REVISED MARCH 2000

## electrical characteristics at specified free-air temperature, $V_{DD}$ = 5 V, $T_A$ = 25°C (unless otherwise noted)

PARAMETER		TEST CONDIT	TEST CONDITIONS		TYP	MAX	UNIT
Voo	Output offset voltage (measured differentially)				5	20	mV
PSRR	Power supply rejection ratio	V <sub>DD</sub> = 4.9 V to 5.1 V	BTL mode		78		dB
PORK	Power supply rejection ratio	VDD = 4.9 V 10 5.1 V	SE mode		76		uВ
		BTL mode			0.7	1.5	m۸
IDD	Supply current (see Figure 6)	SE mode			0.35	0.75	mA
IDD(SD)	Supply current, shutdown mode (see Figure 7)				60	100	μA


## operating characteristics, V\_DD = 5 V, T\_A = 25°C, R\_L = 8 $\Omega$

	PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
De	Output power, see Note 2	THD = 0.5%,	BTL mode,	See Figure 18		700		mW
PO	Output power, see Note 2	THD = 0.5%,	SE mode			300		TITVV
THD + N	Total harmonic distortion plus noise	P <sub>O</sub> = 350 mW, See Figure 16	f = 20 Hz to 4 kHz,	Gain = 2,		1%		
ВОМ	Maximum output power bandwidth	Gain = 2,	THD = 2%,	See Figure 16		10		kHz
B <sub>1</sub>	Unity-gain bandwidth	Open Loop,	See Figure 37			1.4		MHz
	Supply rights rejection ratio	f = 1 kHz, See Figure 5	C <sub>B</sub> = 1 μF,	BTL mode,		65		dB
Supply ripple rejection ratio		f = 1 kHz, See Figure 4	C <sub>B</sub> = 1 μF,	SE mode,		75		uв
V <sub>n</sub>	Noise output voltage	Gain = 1, BTL,	$C_B = 0.1 \ \mu F$ , See Figure 43	R <sub>L</sub> = 32 Ω,		15		μV(rms)

NOTE 2: Output power is measured at the output terminals of the device at f = 1 kHz.



SLOS207B – JANUARY 1998 – REVISED MARCH 2000



## PARAMETER MEASUREMENT INFORMATION






Figure 2. SE Mode Test Circuit



SLOS207B - JANUARY 1998 - REVISED MARCH 2000

			FIGURE
	Supply voltage rejection ratio	vs Frequency	3, 4, 5
IDD	Supply current	vs Supply voltage	6, 7
PO	Output power	vs Supply voltage	8, 9
	Output power	vs Load resistance	10, 11
THD+N	Total harmonia distation plus poiss	vs Frequency	12, 13, 16, 17, 20, 21, 24, 25, 28, 29, 32, 33
	Total harmonic distortion plus noise	vs Output power	14, 15, 18, 19, 22, 23, 26, 27, 30, 31, 34, 35
	Open loop gain and phase	vs Frequency	36, 37
	Closed loop gain and phase	vs Frequency	38, 39, 40, 41
V <sub>n</sub>	Output noise voltage	vs Frequency	42, 43
PD	Power dissipation	vs Output power	44, 45, 46, 47


## **TYPICAL CHARACTERISTICS Table of Graphs**

#### **TYPICAL CHARACTERISTICS**

V<sub>DD</sub> = 5 V


10 k 20 k

RL = 8 Ω SE






SLOS207B – JANUARY 1998 – REVISED MARCH 2000






SLOS207B – JANUARY 1998 – REVISED MARCH 2000






SLOS207B - JANUARY 1998 - REVISED MARCH 2000






SLOS207B – JANUARY 1998 – REVISED MARCH 2000






SLOS207B - JANUARY 1998 - REVISED MARCH 2000






SLOS207B – JANUARY 1998 – REVISED MARCH 2000






SLOS207B - JANUARY 1998 - REVISED MARCH 2000






SLOS207B – JANUARY 1998 – REVISED MARCH 2000






SLOS207B – JANUARY 1998 – REVISED MARCH 2000






SLOS207B – JANUARY 1998 – REVISED MARCH 2000




SLOS207B – JANUARY 1998 – REVISED MARCH 2000






SLOS207B – JANUARY 1998 – REVISED MARCH 2000





SLOS207B – JANUARY 1998 – REVISED MARCH 2000



**TYPICAL CHARACTERISTICS** 

#### **APPLICATION INFORMATION**

#### bridge-tied load versus single-ended mode

Figure 48 shows a linear audio power amplifier (APA) in a BTL configuration. The TPA311 BTL amplifier consists of two linear amplifiers driving both ends of the load. There are several potential benefits to this differential drive configuration but initially consider power to the load. The differential drive to the speaker means that as one side is slewing up, the other side is slewing down, and vice versa. This in effect doubles the voltage swing on the load as compared to a ground referenced load. Plugging  $2 \times V_{O(PP)}$  into the power equation, where voltage is squared, yields  $4\times$  the output power from the same supply rail and load impedance (see equation 1).

$$V_{(rms)} = \frac{V_{O(PP)}}{2\sqrt{2}}$$
  
Power = 
$$\frac{V_{(rms)}^{2}}{R_{L}}$$


(1)



SLOS207B – JANUARY 1998 – REVISED MARCH 2000

#### **APPLICATION INFORMATION**

bridge-tied load versus single-ended mode (continued)





In typical portable handheld equipment, a sound channel operating at 3.3 V and using bridging raises the power into an 8- $\Omega$  speaker from a single-ended (SE, ground reference) limit of 62.5 mW to 250 mW. In terms of sound power that is a 6-dB improvement, which is loudness that can be heard. In addition to increased power there are frequency response concerns. Consider the single-supply SE configuration shown in Figure 49. A coupling capacitor is required to block the dc offset voltage from reaching the load. These capacitors can be quite large (approximately 33  $\mu$ F to 1000  $\mu$ F), tend to be expensive, heavy, and occupy valuable PCB area. These capacitors also have the additional drawback of limiting low-frequency performance of the system. This frequency limiting effect is due to the high-pass filter network created with the speaker impedance and the coupling capacitance and is calculated with equation 2.

$$f_{\rm C} = \frac{1}{2\pi R_{\rm L} C_{\rm C}}$$
(2)

For example, a  $68-\mu$ F capacitor with an  $8-\Omega$  speaker would attenuate low frequencies below 293 Hz. The BTL configuration cancels the dc offsets, which eliminates the need for the blocking capacitors. Low-frequency performance is then limited only by the input network and speaker response. Cost and PCB space are also minimized by eliminating the bulky coupling capacitor.



SLOS207B – JANUARY 1998 – REVISED MARCH 2000

#### **APPLICATION INFORMATION**

bridge-tied load versus single-ended mode (continued)




Figure 49. Single-Ended Configuration and Frequency Response

Increasing power to the load does carry a penalty of increased internal power dissipation. The increased dissipation is understandable, considering that the BTL configuration produces 4× the output power of the SE configuration. Internal dissipation versus output power is discussed further in the *thermal considerations* section.

#### **BTL** amplifier efficiency

Linear amplifiers are notoriously inefficient. The primary cause of these inefficiencies is voltage drop across the output stage transistors. There are two components of the internal voltage drop. One is the headroom or dc voltage drop that varies inversely to output power. The second component is due to the sinewave nature of the output. The total voltage drop can be calculated by subtracting the RMS value of the output voltage from V<sub>DD</sub>. The internal voltage drop multiplied by the RMS value of the supply current, I<sub>DD</sub>rms, determines the internal power dissipation of the amplifier.

An easy-to-use equation to calculate efficiency starts out as being equal to the ratio of power from the power supply to the power delivered to the load. To accurately calculate the RMS values of power in the load and in the amplifier, the current and voltage waveform shapes must first be understood (see Figure 50).




Figure 50. Voltage and Current Waveforms for BTL Amplifiers



SLOS207B – JANUARY 1998 – REVISED MARCH 2000

#### **APPLICATION INFORMATION**

#### **BTL amplifier efficiency (continued)**

Although the voltages and currents for SE and BTL are sinusoidal in the load, currents from the supply are very different between SE and BTL configurations. In an SE application the current waveform is a half-wave rectified shape whereas in BTL it is a full-wave rectified waveform. This means RMS conversion factors are different. Keep in mind that for most of the waveform, both the push and pull transistors are not on at the same time, which supports the fact that each amplifier in the BTL device only draws current from the supply for half the waveform. The following equations are the basis for calculating amplifier efficiency.

$$Efficiency = \frac{P_L}{P_{SUP}}$$
(3)

Where:

$$P_{L} = \frac{V_{L} rms^{2}}{R_{L}} = \frac{V_{p}^{2}}{2R_{L}}$$

$$V_{L} rms = \frac{V_{P}}{\sqrt{2}}$$

$$P_{SUP} = V_{DD} I_{DD} rms = \frac{V_{DD} 2V_{P}}{\pi R_{L}}$$

$$I_{DD} rms = \frac{2V_{P}}{\pi R_{L}}$$

Efficiency of a BTL Configuration 
$$= \frac{\pi V_P}{2V_{DD}} = \frac{\pi \left(\frac{P_L R_L}{2}\right)^{1/2}}{2V_{DD}}$$
 (4)

Table 1 employs equation 4 to calculate efficiencies for three different output power levels. The efficiency of the amplifier is quite low for lower power levels and rises sharply as power to the load is increased resulting in a nearly flat internal power dissipation over the normal operating range. The internal dissipation at full output power is less than in the half power range. Calculating the efficiency for a specific system is the key to proper power supply design.

OUTPUT POWER (W)	EFFICIENCY (%)	PEAK-TO-PEAK VOLTAGE (V)	INTERNAL DISSIPATION (W)				
0.125	33.6	1.41	0.26				
0.25	47.6	2.00	0.29				
0.375	58.3	2.45†	0.28				
t Link peak values average the TLID to increase							

Table 1. Efficiency Vs Output Power in 3.3-V 8- $\Omega$  BTL Systems

<sup>†</sup>High-peak voltage values cause the THD to increase.

A final point to remember about linear amplifiers (either SE or BTL) is how to manipulate the terms in the efficiency equation to utmost advantage when possible. In equation 4,  $V_{DD}$  is in the denominator. This indicates that as  $V_{DD}$  goes down, efficiency goes up.




SLOS207B – JANUARY 1998 – REVISED MARCH 2000

#### **APPLICATION INFORMATION**

#### application schematic

Figure 51 is a schematic diagram of a typical handheld audio application circuit, configured for a gain of -10 V/V.





The following sections discuss the selection of the components used in Figure 51.

#### component selection

#### gain setting resistors, R<sub>F</sub> and R<sub>I</sub>

The gain for each audio input of the TPA311 is set by resistors R<sub>F</sub> and R<sub>I</sub> according to equation 5 for BTL mode.

BTL Gain = 
$$A_V = -2\left(\frac{R_F}{R_I}\right)$$
 (5)

BTL mode operation brings about the factor 2 in the gain equation due to the inverting amplifier mirroring the voltage swing across the load. Given that the TPA311 is a MOS amplifier, the input impedance is very high, consequently input leakage currents are not generally a concern, although noise in the circuit increases as the value of  $R_F$  increases. In addition, a certain range of  $R_F$  values is required for proper start-up operation of the amplifier. Taken together it is recommended that the effective impedance seen by the inverting node of the amplifier be set between 5 k $\Omega$  and 20 k $\Omega$ . The effective impedance is calculated in equation 6.

Effective Impedance = 
$$\frac{R_F R_I}{R_F + R_I}$$
 (6)




SLOS207B – JANUARY 1998 – REVISED MARCH 2000

#### **APPLICATION INFORMATION**

#### component selection (continued)

As an example consider an input resistance of 10 k $\Omega$  and a feedback resistor of 50 k $\Omega$ . The BTL gain of the amplifier would be –10 V/V and the effective impedance at the inverting terminal would be 8.3 k $\Omega$ , which is well within the recommended range.


For high performance applications, metal film resistors are recommended because they tend to have lower noise levels than carbon resistors. For values of  $R_F$  above 50 k $\Omega$  the amplifier tends to become unstable due to a pole formed from  $R_F$  and the inherent input capacitance of the MOS input structure. For this reason, a small compensation capacitor,  $C_F$ , of approximately 5 pF should be placed in parallel with  $R_F$  when  $R_F$  is greater than 50 k $\Omega$ . This, in effect, creates a low pass filter network with the cutoff frequency defined in equation 7.



For example, if  $R_F$  is 100 k $\Omega$  and  $C_F$  is 5 pF then  $f_c$  is 318 kHz, which is well outside of the audio range.

#### input capacitor, CI

In the typical application an input capacitor,  $C_I$ , is required to allow the amplifier to bias the input signal to the proper dc level for optimum operation. In this case,  $C_I$  and  $R_I$  form a high-pass filter with the corner frequency determined in equation 8.



The value of C<sub>I</sub> is important to consider as it directly affects the bass (low frequency) performance of the circuit. Consider the example where R<sub>I</sub> is 10 k $\Omega$  and the specification calls for a flat bass response down to 40 Hz. Equation 8 is reconfigured as equation 9.

$$C_{|} = \frac{1}{2\pi R_{|} f_{c}}$$

(9)



SLOS207B – JANUARY 1998 – REVISED MARCH 2000

#### **APPLICATION INFORMATION**

#### component selection (continued)

In this example,  $C_I$  is 0.40  $\mu$ F, so one would likely choose a value in the range of 0.47  $\mu$ F to 1  $\mu$ F. A further consideration for this capacitor is the leakage path from the input source through the input network ( $R_I$ ,  $C_I$ ) and the feedback resistor ( $R_F$ ) to the load. This leakage current creates a dc offset voltage at the input to the amplifier that reduces useful headroom, especially in high gain applications. For this reason a low-leakage tantalum or ceramic capacitor is the best choice. When polarized capacitors are used, the positive side of the capacitor should face the amplifier input in most applications as the dc level there is held at  $V_{DD}/2$ , which is likely higher than the source dc level. It is important to confirm the capacitor polarity in the application.

#### power supply decoupling, CS

The TPA311 is a high-performance CMOS audio amplifier that requires adequate power supply decoupling to ensure the output total harmonic distortion (THD) is as low as possible. Power supply decoupling also prevents oscillations for long lead lengths between the amplifier and the speaker. The optimum decoupling is achieved by using two capacitors of different types that target different types of noise on the power supply leads. For higher frequency transients, spikes, or digital hash on the line, a good low equivalent-series-resistance (ESR) ceramic capacitor, typically 0.1  $\mu$ F placed as close as possible to the device V<sub>DD</sub> lead, works best. For filtering lower-frequency noise signals, a larger aluminum electrolytic capacitor of 10  $\mu$ F or greater placed near the audio power amplifier is recommended.

#### midrail bypass capacitor, CB

The midrail bypass capacitor,  $C_B$ , is the most critical capacitor and serves several important functions. During start-up or recovery from shutdown mode,  $C_B$  determines the rate at which the amplifier starts up. The second function is to reduce noise produced by the power supply caused by coupling into the output drive signal. This noise is from the midrail generation circuit internal to the amplifier, which appears as degraded PSRR and THD + N. The capacitor is fed from a 250-k $\Omega$  source inside the amplifier. To keep the start-up pop as low as possible, the relationship shown in equation 10 should be maintained, which insures the input capacitor is fully charged before the bypass capacitor is fully charged and the amplifier starts up.

$$\frac{10}{\left(\mathsf{C}_{\mathsf{B}} \times 250 \ \mathsf{k}\Omega\right)} \leq \frac{1}{\left(\mathsf{R}_{\mathsf{F}} + \mathsf{R}_{\mathsf{I}}\right) \mathsf{C}_{\mathsf{I}}} \tag{10}$$

As an example, consider a circuit where  $C_B$  is 2.2  $\mu$ F,  $C_I$  is 0.47  $\mu$ F,  $R_F$  is 50 k $\Omega$  and  $R_I$  is 10 k $\Omega$ . Inserting these values into the equation 10 we get: 18.2  $\leq$  35.5 which satisfies the rule. Bypass capacitor,  $C_B$ , values of 0.1  $\mu$ F to 2.2  $\mu$ F ceramic or tantalum low-ESR capacitors are recommended for the best THD and noise performance.

#### single-ended operation

In SE mode (see Figure 51), the load is driven from the primary amplifier output (V<sub>O</sub>+, terminal 5).

In SE mode the gain is set by the  $R_F$  and  $R_I$  resistors and is shown in equation 11. Since the inverting amplifier is not used to mirror the voltage swing on the load, the factor of 2, from equation 5, is not included.

SE Gain = 
$$A_V = -\left(\frac{R_F}{R_I}\right)$$
 (11)



SLOS207B – JANUARY 1998 – REVISED MARCH 2000

#### **APPLICATION INFORMATION**

#### single-ended operation (continued)

The output coupling capacitor required in single-supply SE mode also places additional constraints on the selection of other components in the amplifier circuit. The rules described earlier still hold with the addition of the following relationship:


$$\frac{10}{\left(\mathsf{C}_{\mathsf{B}}\times250\ \mathsf{k}\Omega\right)} \leq \frac{1}{\left(\mathsf{R}_{\mathsf{F}}+\mathsf{R}_{\mathsf{I}}\right)\,\mathsf{C}_{\mathsf{I}}} \ll \frac{1}{\mathsf{R}_{\mathsf{L}}\mathsf{C}_{\mathsf{C}}} \tag{12}$$

As an example, consider a circuit where  $C_B$  is 0.2.2  $\mu$ F,  $C_I$  is 0.47  $\mu$ F,  $C_C$  is 330  $\mu$ F,  $R_F$  is 50 k $\Omega R_L$  is 32  $\Omega$ , and  $R_I$  is 10 k $\Omega$ . Inserting these values into the equation 12 we get:

 $18.2 < 35.5 \ll 94.7$  which satisfies the rule.

#### output coupling capacitor, C<sub>C</sub>

In the typical single-supply SE configuration, an output coupling capacitor ( $C_C$ ) is required to block the dc bias at the output of the amplifier, thus preventing dc currents in the load. As with the input coupling capacitor, the output coupling capacitor and impedance of the load form a high-pass filter governed by equation 13.



The main disadvantage, from a performance standpoint, is that the typically small load impedances drive the low-frequency corner higher degrading the bass response. Large values of C<sub>C</sub> are required to pass low frequencies into the load. Consider the example where a C<sub>C</sub> of 330  $\mu$ F is chosen and loads vary from 8  $\Omega$ , 32  $\Omega$ , to 47 k $\Omega$ . Table 2 summarizes the frequency response characteristics of each configuration.

Table 2. Common Load Impedances vs Low Frequency Output Characteristics in SE Mode

RL	С <sub>С</sub>	LOWEST FREQUENCY	
8 Ω	330 μF	60 Hz	
32 Ω	330 μF	15 Hz	
47,000 Ω	330 μF	0.01 Hz	

As Table 2 indicates an  $8-\Omega$  load is adequate, earphone response is good, and drive into line level inputs (a home stereo for example) is exceptional.



SLOS207B – JANUARY 1998 – REVISED MARCH 2000

#### **APPLICATION INFORMATION**

#### SE/BTL operation

The ability of the TPA311 to easily switch between BTL and SE modes is one of its most important cost saving features. This feature eliminates the requirement for an additional earphone amplifier in applications where internal speakers are driven in BTL mode but external earphone or speaker must be accommodated. Internal to the TPA311, two separate amplifiers drive  $V_O$ + and  $V_O$ -. The SE/BTL input (terminal 3) controls the operation of the follower amplifier that drives  $V_O$ - (terminal 8). When SE/BTL is held low, the amplifier is on and the TPA311 is in the BTL mode. When SE/BTL is held high, the  $V_O$ - amplifier is in a high output impedance state, which configures the TPA311 as an SE driver from  $V_O$ + (terminal 5). IDD is reduced by approximately one-half in SE mode. Control of the SE/BTL input can be from a logic-level TTL source or, more typically, from a resistor divider network as shown in Figure 52.




Figure 52. TPA311 Resistor Divider Network Circuit

Using a readily available 1/8-in. (3.5 mm) mono earphone jack, the control switch is closed when no plug is inserted. When closed the 100-k $\Omega$ /1-k $\Omega$  divider pulls the SE/BTL input low. When a plug is inserted, the 1-k $\Omega$  resistor is disconnected and the SE/BTL input is pulled high. When the input goes high, the V<sub>O</sub>- amplifier is shutdown causing the BTL speaker to mute (virtually open-circuits the speaker). The V<sub>O</sub>+ amplifier then drives through the output capacitor (C<sub>C</sub>) into the earphone jack.

#### using low-ESR capacitors

Low-ESR capacitors are recommended throughout this application. A real (as opposed to ideal) capacitor can be modeled simply as a resistor in series with an ideal capacitor. The voltage drop across this resistor minimizes the beneficial effects of the capacitor in the circuit. The lower the equivalent value of this resistance the more the real capacitor behaves like an ideal capacitor.



SLOS207B – JANUARY 1998 – REVISED MARCH 2000

#### **APPLICATION INFORMATION**

#### 5-V versus 3.3-V operation

The TPA311 operates over a supply range of 2.5 V to 5.5 V. This data sheet provides full specifications for 5-V and 3.3-V operation, as these are considered to be the two most common standard voltages. There are no special considerations for 3.3-V versus 5-V operation with respect to supply bypassing, gain setting, or stability. The most important consideration is that of output power. Each amplifier in TPA311 can produce a maximum voltage swing of  $V_{DD} - 1$  V. This means, for 3.3-V operation, clipping starts to occur when  $V_{O(PP)} = 2.3$  V as opposed to  $V_{O(PP)} = 4$  V at 5 V. The reduced voltage swing subsequently reduces maximum output power into an 8- $\Omega$  load before distortion becomes significant.

Operation from 3.3-V supplies, as can be shown from the efficiency formula in equation 4, consumes approximately two-thirds the supply power for a given output-power level of operation from 5-V supplies.

#### headroom and thermal considerations

Linear power amplifiers dissipate a significant amount of heat in the package under normal operating conditions. A typical music CD requires 12 dB to 15 dB of dynamic headroom to pass the loudest portions without distortion as compared with the average power output. From the TPA311 data sheet, one can see that when the TPA311 is operating from a 5-V supply into a 8- $\Omega$  speaker that 350 mW peaks are available. Converting watts to dB:

$$P_{dB} = 10 \text{Log} \left(\frac{P_W}{P_{ref}}\right)$$
$$= 10 \text{Log} \left(\frac{350 \text{ mW}}{1 \text{ W}}\right)$$
$$= -4.6 \text{ dB}$$

Subtracting the headroom restriction to obtain the average listening level without distortion yields:

Converting dB back into watts:

$$P_W = 10^{PdB/10} \times P_{ref}$$

- = 11 mW (15 dB headroom)
- = 22 mW (12 dB headroom)
- = 44 mW (9 dB headroom)
- = 88 mW (6 dB headroom)
- = 175 mW (3 dB headroom)



SLOS207B – JANUARY 1998 – REVISED MARCH 2000

#### **APPLICATION INFORMATION**

#### headroom and thermal considerations (continued)

This is valuable information to consider when attempting to estimate the heat dissipation requirements for the amplifier system. Comparing the absolute worst case, which is 350 mW of continuous power output with 0 dB of headroom, against 12 dB and 15 dB applications drastically affects maximum ambient temperature ratings for the system. Using the power dissipation curves for a 5-V, 8- $\Omega$  system, the internal dissipation in the TPA311 and maximum ambient temperatures is shown in Table 3.

PEAK OUTPUT POWER (mW)	AVERAGE OUTPUT POWER	POWER DISSIPATION (mW)	MAXIMUM AMBIENT TEMPERATURE	
			0 CFM SOIC	0 CFM DGN
350	350 mW	600	46°C	114°C
350	175 mW (3 dB)	500	64°C	120°C
350	88 mW (6 dB)	380	85°C	125°C
350	44 mW (9 dB)	300	98°C	125°C
350	22 mW (12 dB)	200	115°C	125°C
350	11 mW (15 dB)	180	119°C	125°C

Table 3. TPA311 Power Rating, 5-V, 8-Ω, BTL

Table 3 shows that the TPA311 can be used to its full 350-mW rating without any heat sinking in still air up to 46°C.




SLOS207B - JANUARY 1998 - REVISED MARCH 2000

#### **MECHANICAL DATA**

PLASTIC SMALL-OUTLINE PACKAGE

#### D (R-PDSO-G\*\*)

**14 PINS SHOWN** 



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion, not to exceed 0.006 (0,15).

D. Falls within JEDEC MS-012




SLOS207B – JANUARY 1998 – REVISED MARCH 2000

#### MECHANICAL DATA

#### DGN (S-PDSO-G8)

#### PowerPAD™ PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions include mold flash or protrusions.
- D. The package thermal performance may be enhanced by attaching an external heat sink to the thermal pad. This pad is electrically and thermally connected to the backside of the die and possibly selected leads.
- E. Falls within JEDEC MO-187

PowerPAD is a trademark of Texas Instruments.



#### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgment, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Customers are responsible for their applications using TI components.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 2000, Texas Instruments Incorporated