SLOS224C - JULY 1999 - REVISED APRIL 2000


- Ultra-low 1.6 nV/<del>/Hz</del> Voltage Noise
- High Speed
  - 100 MHz Bandwidth (G = 2 (-1), -3 dB)
     100 V/μs Slew Rate
- Stable in Gains of 2 (-1) or Greater
- Very Low Distortion

   THD = -72 dBc (f = 1 MHz, R<sub>L</sub> = 150 Ω)
   THD = -90 dBc (f = 1 MHz, R<sub>I</sub> = 1 kΩ)
- Low 0.5 mV (Typ) Input Offset Voltage
- 90 mA Output Current Drive (Typical)
- ±5 V to ±15 V Typical Operation
- Available in Standard SOIC, MSOP PowerPAD<sup>™</sup>, JG, or FK Package
- Evaluation Module Available

## description

The THS4031 and THS4032 are ultralow-voltage noise, high-speed voltage feedback amplifiers that are ideal for applications requiring low voltage noise, including communication and imaging. The single-amplifier THS4031 and the dual-amplifier THS4032 offer very good ac performance with 100-MHz bandwidth, 100-V/ $\mu$ s slew rate, and 60-ns settling time (0.1%). The THS4031 and THS4032 are stable at gains of 2 (–1) or greater. These amplifiers have a high drive capability of 90 mA and draw only 8.5-mA supply current per channel. With total harmonic distortion (THD) of –72 dBc at f = 1 MHz, the THS4031 and THS4032 are ideally suited for applications requiring low distortion.

	Related Devices
DEVICE	DESCRIPTION
THS4011/12	240-MHz Low Distortion High-Speed Amplifiers
THS4021/2	350-MHz Low Noise High-Speed Amplifiers
THS4081/2	175-MHz Low Power High-Speed Amplifiers





CAUTION: The THS4031 and THS4032 provide ESD protection circuitry. However, permanent damage can still occur if this device is subjected to high-energy electrostatic discharges. Proper ESD precautions are recommended to avoid any performance degradation or loss of functionality.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.


PowerPAD is a trademark of Texas Instruments.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warrantly. Production processing does not necessarily include testing of all parameters.



Copyright  $\circledcirc$  2000, Texas Instruments Incorporated On products compliant to MIL-PRF-38535, all parameters are tested unless otherwise noted. On all other products, production processing does not necessarily include testing of all parameters.

SLOS224C - JULY 1999 - REVISED APRIL 2000



#### AVAILABLE OPTIONS

			AVAILABLE				
			PAC	AGED DEVI	CES		
тд	NUMBER OF	PLASTIC SMALL	PLASTIC MSO	p† (DGN)	CERAMIC DIP	CHIP CARRIER	EVALUATION
	CHANNELS	OUTLINE <sup>†</sup> (D)	DEVICE SYMBOL		(JG)	(FK)	MODULL
0°C to 70°C	1	THS4031CD	THS4031CDGN	TIACM	—	—	THS4031EVM
0010700	2	THS4032CD	THS4032CDGN	TIABD	—	—	THS4032EVM
-40°C to 85°C	1	THS4031ID	THS4031IDGN	TIACN	—	—	—
-40 C 10 85 C	2	THS4032ID	THS4032IDGN	TIABG	_	_	—
–55°C to 125°C	1	—	—	_	THS4031MJG	THS4031MFK	_

<sup>†</sup>The D and DGN packages are available taped and reeled. Add an R suffix to the device type (i.e., THS4031CDGNR).



SLOS224C - JULY 1999 - REVISED APRIL 2000

## functional block diagram




Figure 1. THS4031 – Single Channel




Figure 2. THS4032 – Dual Channel

## absolute maximum ratings over operating free-air temperature (unless otherwise noted)<sup>†</sup>

Supply voltage, V <sub>CC+</sub> to V <sub>CC-</sub>	±V <sub>CC</sub>
Output current, I <sub>O</sub> Differential input voltage, V <sub>IO</sub>	
Continuous total power dissipation	
Operating free-air temperature, T <sub>A</sub> : C-suffix	0°C to 70°C
I-suffix	–40°C to 85°C
M-suffix	–55°C to 125°C
Maximum junction temperature, T <sub>J</sub>	
Storage temperature, T <sub>stg</sub>	
Lead temperature 1,6 mm (1/16 inch) from case for 10 secon	ds 300°C
Lead temperature 1,6 mm (1/16 inch) from case for 60 secon	ds, JG package 300°C
Case temperature for 60 seconds, FK package	

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

	DISSIPATION F	RATING TABLE	
PACKAGE	θJA (°C/W)	θ <b>JC</b> (°C/W)	T <sub>A</sub> = 25°C POWER RATING
D	167‡	38.3	740 mW
DGN§	58.4	4.7	2.14 W
JG	119	28	1050 mW
FK	87.7	20	1375 mW

<sup>‡</sup> This data was taken using the JEDEC standard Low-K test PCB. For the JEDEC Proposed High-K test PCB, the  $\theta_{JA}$  is 95°C/W with a power rating at T<sub>A</sub> = 25°C of 1.32 W.

This data was taken using 2 oz. trace and copper pad that is soldered directly to a 3-in.  $\times$  3-in.

PC. For further information, refer to Application Information section of this data sheet.



SLOS224C - JULY 1999 - REVISED APRIL 2000

#### recommended operating conditions

		MIN	NOM MAX	UNIT
	Dual supply	±4.5	±16	V
Supply voltage, $V_{CC+}$ and $V_{CC-}$	Single supply	9	32	v
	C-suffix	0	70	
Operating free-air temperature, T <sub>A</sub>	I-suffix	-40	85	°C
	M-suffix	-55	125	

## electrical characteristics at T\_A = 25°C, V\_{CC} = $\pm$ 15 V, R<sub>L</sub> = 150 $\Omega$ (unless otherwise noted)

#### dynamic performance

				uet.	THS403	xC, THS	6403xI	UNIT	
	PARAMETER	<sup>1</sup>	EST CONDITIO	NSI	MIN	TYP	MAX	UNIT	
	Small-signal bandwidth (-3 dB)	V <sub>CC</sub> = ±15 V		Gain = −1 or 2		100		MHz	
	Smail-Signal bandwidtin (–3 dB)	$V_{CC} = \pm 5 V$		Gain = -1 or 2		90			
D\A/	Pandwidth for 0.1 dP flatnoop	$V_{CC} = \pm 15 V$		Gain = −1 or 2		50		MHz	
$V_{CC} = \pm 5 V$ Full power bandwidth§ $V_{O(pp)} = 20 V$ , $V_{CC} = \pm 15 V$ $R_L = 1 k\Omega$ $V_{O(pp)} = 5 V$ , $V_{CC} = \pm 5 V$ $V_{CC} = \pm 5 V$ $R_L = 1 k\Omega$	Bandwidth for 0.1 dB hatness	$V_{CC} = \pm 5 V$		Gain = -1 of 2		45			
	$P_{\rm L} = 1 k \Omega$		1.6		MHz				
	Fuil power bandwidths	V <sub>O(pp)</sub> = 5 V,	$V_{CC} = \pm 5 V$		100           90           50           45           1.6           5           100           80           60           45           90				
SR	Slew rate <sup>‡</sup>	$V_{CC} = \pm 15 V,$	20-V step	Gain = −1		100		Million	
SK		$V_{CC} = \pm 5 V,$	5-V step	Gain = -1		80		V/µs	
	Settling time to 0.1%	$V_{CC} = \pm 15 V,$	5-V step	Gain = −1		60		ns	
	Setting time to 0.1 %	$V_{CC} = \pm 5 V,$	2.5-V step	Gain = -1		45		115	
t <sub>S</sub>	Settling time to 0.01%	$V_{CC} = \pm 15 V,$	5-V step	Gain = −1		90		ns	
	Setting time to 0.01 %	$V_{CC} = \pm 5 V,$	2.5-V step			80		115	

<sup>†</sup> Full range =  $0^{\circ}$ C to  $70^{\circ}$ C for the THS403xC and  $-40^{\circ}$ C to  $85^{\circ}$ C for the THS403xI.

<sup>‡</sup> Slew rate is measured from an output level range of 25% to 75%. § Full power bandwidth = slew rate/2  $\pi$ VO(Peak).

#### noise/distortion performance

	PARAMETER					THS403	xC, THS	403xl	UNIT
	PARAMETER		IESI	CONDITIONS <sup>†</sup>		MIN	TYP	MAX	
		TU64094	$R_L = 1 k\Omega$ -90						
THD	Total harmonic	1134031	$V_{CC} = \pm 5 \text{ V or } \pm 15 \text{ V},$	$V_{O(DD)} = 2 V_{,}$	$R_L = 1 k\Omega$		-96		dPa
	distortion	THS4032 $R_L = 1 \text{ k}\Omega$ -90           tage noise         V <sub>CC</sub> = ±5 V or ±15 V, f = 10 kHz         1.6		ивс					
		1134032			$R_L = 1 k\Omega$		-90	MAX	
Vn	Input voltage noise		$V_{CC} = \pm 5 V \text{ or } \pm 15 V$ ,	f = 10 kHz			1.6		nV/√Hz
In	Input current noise		$V_{CC} = \pm 5 \text{ V or } \pm 15 \text{ V},$	f = 10 kHz			1.2		pA/√Hz
	Differential gain error				V <sub>CC</sub> = ±15 V	(	81 96 72 90 1.6		
	Differential gain error		Gain = 2,	NTSC and PAL,	$V_{CC} = \pm 5 V$		0.02%		
	Differential phase arro	-	40 IRE modulation,	±100 IRE ramp	V <sub>CC</sub> = ±15 V		0.025°		
	Differential phase erro	I			$V_{CC} = \pm 5 V$	/ <sub>CC</sub> = ±5 V 0.03°			
	Channel-to-channel cr (THS4032 only)	osstalk	$V_{CC} = \pm 5 V \text{ or } \pm 15 V,$	f = 1 MHz			-61		dBc

<sup>†</sup> Full range =  $0^{\circ}$ C to  $70^{\circ}$ C for the THS403xC and  $-40^{\circ}$ C to  $85^{\circ}$ C for the THS403xI.



SLOS224C - JULY 1999 - REVISED APRIL 2000

# electrical characteristics at T<sub>A</sub> = 25°C, V<sub>CC</sub> = $\pm$ 15 V, R<sub>L</sub> = 150 $\Omega$ (unless otherwise noted) (continued)

## dc performance

	DADAMETED	TEOT			THS403	xC, THS	403xl	UNIT
	PARAMETER	IEST	CONDITIONS		MIN	TYP	MAX	
		Vee - +15 V B: - 1 k0	V <sub>O</sub> = ±10 V	T <sub>A</sub> = 25°C	45	75		
	Open loop gain	$V_{CC} = \pm 15 \text{ V}, \text{ KL} = 1 \text{ KS2}$	$AO = \pm 10$ A	T <sub>A</sub> = full range	40			V/mV
	Open loop gain	$V_{CC} = \pm 5 \text{ V}, \text{ R}_{L} = 1 \text{ k}\Omega \qquad \text{V}$ $V_{CC} = \pm 5 \text{ V} \text{ or } \pm 15 \text{ V}$ $V_{CC} = \pm 5 \text{ V} \text{ or } \pm 15 \text{ V}$		T <sub>A</sub> = 25°C	35	55		V/IIIV
		$VCC = \pm 5 V, RL = 1 RS2$	V <sub>O</sub> = ±2.5 V	T <sub>A</sub> = full range	30			
Vee	Innut offent veltere			T <sub>A</sub> = 25°C		0.5	2	
Vos	Input offset voltage $V_{CC} = \pm 5 \text{ V or } \pm 15 \text{ V}$		T <sub>A</sub> = full range			3	mV	
1	Input biog ourrent	$V_{a} = \pm 5 V_{a} = \pm 5 V_{a}$		T <sub>A</sub> = 25°C		3	6	
IВ	Input bias current	$VCC = \pm 5 V OI \pm 15 V$		T <sub>A</sub> = full range			MAX 2 3 6 8 250	μA
1	Innut offent ourrent			T <sub>A</sub> = 25°C		30	250	-
los	Input offset current	$V_{CC} = \pm 5 V \text{ or } \pm 15 V$		T <sub>A</sub> = full range			400	nA
	Offset voltage drift	$V_{CC} = \pm 5 V \text{ or } \pm 15 V$		T <sub>A</sub> = full range		10		μV/°C
	Input offset current drift	$V_{CC} = \pm 5 V \text{ or } \pm 15 V$		T <sub>A</sub> = full range		0.2		nA/°C

<sup>†</sup> Full range =  $0^{\circ}$ C to  $70^{\circ}$ C for the THS403xC and  $-40^{\circ}$ C to  $85^{\circ}$ C for the THS403xI.

#### input characteristics

	PARAMETER	TEST CONDITIONS <sup>†</sup>			THS403xC, THS403xI			UNIT			
	PARAMETER		TEST CONDITIONS			TYP	MAX	UNIT			
Vien	Common-mode input voltage range	$V_{CC} = \pm 15 V$			±13.5	±14.3		V			
VICR	Common-mode input voltage lange	$V_{CC} = \pm 5 V$			±3.8	±4.3		V			
CMRR				T <sub>A</sub> = 25°C	85	95					
		$V_{CC} = \pm 15 V,$	$V_{ICR} = \pm 12 V$	T <sub>A</sub> = full range	80		dB				
CIVIRR	Common mode rejection ratio	ection ratio $T_A = tull range 80$ $T_A = 25^{\circ}C 90 100$		uв							
		$V_{CC} = \pm 5 V,$	$V_{ICR} = \pm 2.5 V$	T <sub>A</sub> = full range	85						
r <sub>i</sub>	Input resistance					2		MΩ			
Ci	Input capacitance					1.5		pF			

<sup>†</sup> Full range = 0°C to 70°C for the THS403xC and -40°C to 85°C for the THS403xI.

#### output characteristics

		TEAT CONDI	TIONST	THS40	3xC, THS	6403xl	UNIT
	FARAIVIETER	TEST CONDI	HUNSI	MIN	TYP	MAX	
	PARAMETER O Output voltage swing	$V_{CC} = \pm 15 V$	$P_{\rm r} = 1 k_{\rm O}$	±13	±13.6		
Va		$V_{CC} = \pm 5 V$	$R_{L} = 1 k\Omega$				
0	O Output voltage swing	$V_{CC} = \pm 15 V$	R <sub>L</sub> = 250 Ω	±12	±12.9		v
		$V_{CC} = \pm 5 V$	R <sub>L</sub> = 150 Ω	±3	±3.5		
	Output summat	V <sub>CC</sub> = ±15 V	P 20.0	60	90		mA
10	Output current+	$V_{CC} = \pm 5 V$	$R_L = 20 \Omega$	50	70		ША
ISC	Short-circuit current <sup>‡</sup>	$V_{CC} = \pm 15 V$			150		mA
RO	Output resistance	Open loop			13		Ω

<sup>†</sup> Full range =  $0^{\circ}$ C to  $70^{\circ}$ C for the THS403xC and  $-40^{\circ}$ C to  $85^{\circ}$ C for the THS403xI.

<sup>‡</sup> Observe power dissipation ratings to keep the junction temperature below the absolute maximum rating when the output is heavily loaded or shorted. See the absolute maximum ratings section of this data sheet for more information.



SLOS224C - JULY 1999 - REVISED APRIL 2000

# electrical characteristics at T\_A = 25°C, V\_{CC} = $\pm$ 15 V, R<sub>L</sub> = 150 $\Omega$ (unless otherwise noted) (continued)

#### power supply

	PARAMETER	TEAT CONDI		THS403	xC, TH	S403xI	UNIT
	PARAMETER	TEST CONDI	TIONS	MIN	TYP	MAX	UNIT
Vaa	Supply voltage operating range	Dual supply		±4.5		±16.5	V
Vcc	Supply voltage operating range	Single supply	supply $\pm 4.5$ $\pm 16.5$ e supply       9       33 $= \pm 15 \text{ V}$ TA = 25°C       8.5       10         TA = full range       10.5 $= \pm 5 \text{ V or } \pm 15 \text{ V}$ TA = 25°C       85       95 $= \pm 5 \text{ V or } \pm 15 \text{ V}$ TA = 25°C       85       95	v			
			$T_A = 25^{\circ}C$		8.5	10	
I <sub>CC</sub> Supply current (each am	Supply surrant (assh amplifier)	VCC = ±13 V	$T_A = $ full range			11	
LICC	Supply current (each ampliner)		$T_A = 25^{\circ}C$		7.5	9	mA
		$V_{CC} = \pm 5 V$	T <sub>A</sub> = full range			10.5	]
PSRR	Power supply rejection ratio		$T_A = 25^{\circ}C$	85	95		dB
FORK		VCC = 72 A OL 712 A	T <sub>A</sub> = full range	80			uВ

<sup>†</sup> Full range = 0°C to 70°C for C suffix and -40°C to 85°C for I suffix

# electrical characteristics at T\_A = full range, V\_{CC} = $\pm$ 15 V, R<sub>L</sub> = 1 k $\Omega$ (unless otherwise noted)

#### dynamic performance

	DADAMETED			wet	TH	IS4031N	Λ	LINUT	
	PARAMETER		TEST CONDITIO	NSI	MIN	TYP	MAX	UNIT	
	Unity gain bandwidth	$V_{CC} = \pm 15 V,$	Closed loop	$R_L = 1 k\Omega$	100§	120		MHz	
	Small-signal bandwidth (-3 dB)	$V_{CC} = \pm 15 V$		Gain = -1 or 2		100			
	Smail-signal bandwidth (-3 dB)	$V_{CC} = \pm 5 V$		Gain = -1 or 2		90		MHz	
BW	Bandwidth for 0.1 dB flatness	$V_{CC} = \pm 15 V$		Gain = -1 or 2	50			MHz	
	Bandwidth for 0.1 dB hatness	$V_{CC} = \pm 5 V$		Gam=-1012	45		101112		
	Full power bandwidth‡	V <sub>O(pp)</sub> = 20 V,	$V_{CC} = \pm 15 V$	R <sub>L</sub> = 1 kΩ		1.6		MHz	
	Full power bandwidth+	V <sub>O(pp)</sub> = 5 V,	$V_{CC} = \pm 5 V$			5		IVINZ	
SR	Slew rate	V <sub>CC</sub> = ±15 V		$R_L = 1 k\Omega$	80§	100		V/µs	
	Cottling time to 0.10/	$V_{CC} = \pm 15 V,$	5-V step	Gain = −1		60			
	Settling time to 0.1%	$V_{CC} = \pm 5 V,$	2.5-V step	Gam = -1		45		ns	
ts	Sottling time to 0.019/	$V_{CC} = \pm 15 V,$	5-V step	Gain = −1		90			
	Settling time to 0.01%	$V_{CC} = \pm 5 V,$	2.5-V step			80		ns	

<sup>†</sup> Full range =  $-55^{\circ}$ C to  $125^{\circ}$ C for the THS4031M.

<sup>‡</sup> Full power bandwidth = slew rate/2  $\pi V_{O(Peak)}$ .

§ This parameter is not tested.

#### noise/distortion performance

DADAMETED		TEAT CONDITIONAT			THS4031M				
	PARAMETER	TEST	TEST CONDITIONS <sup>†</sup>			IN TYP MAX		UNIT	
THD	Total harmonic distortion	$ \begin{array}{ll} V_{CC}=\pm 5 \mbox{ V or } \pm 15 \mbox{ V,} & V_{O(pp)}=2 \mbox{ V,} \\ f=1 \mbox{ MHz, Gain}=2, & T_A=25^\circ C \end{array} $	$V_{O(pp)} = 2 V,$	$R_L = 150 \Omega$		-81		dBc	
ΠD			$R_L = 1 k\Omega$		-96		ubc		
Vn	Input voltage noise	$V_{CC} = \pm 5 \text{ V or } \pm 15 \text{ V},$ $T_A = 25^{\circ}\text{C}$	f = 10 kHz,	R <sub>L</sub> = 150 Ω		1.6		nV/√Hz	
In	Input current noise	$V_{CC} = \pm 5 \text{ V or } \pm 15 \text{ V},$ $T_A = 25^{\circ}\text{C}$	f = 10 kHz,	R <sub>L</sub> = 150 Ω		1.2		pA/√Hz	
				V <sub>CC</sub> = ±15 V	C	.015%			
		Gain = 2, NTSC and PAL, 40 IRE modulation, ±100 IRE ramp,	$V_{CC} = \pm 5 V$		0.02%				
	Differential phase error $T_A = 25^{\circ}C$	'	$\pm 100$ IRE ramp, R <sub>I</sub> = 150 Ω	$V_{CC} = \pm 15 V$		0.025°			
				$V_{CC} = \pm 5 V$		0.03°			

⊢uii range -55°C to 125°C for the THS4031M.



SLOS224C - JULY 1999 - REVISED APRIL 2000

# electrical characteristics at T<sub>A</sub> = full range, V<sub>CC</sub> = $\pm$ 15 V, R<sub>L</sub> = 1 k $\Omega$ (unless otherwise noted) (continued)

#### dc performance

		TEST CONDITIONS <sup>†</sup>		THS4031M			UNIT
	PARAMETER	TEST CONDITIO	MIN	TYP	MAX	UNIT	
			T <sub>A</sub> = 25°C	45	75		
	Open loop gain	$V_{CC} = \pm 15 \text{ V}, V_{O} = \pm 10 \text{ V}$	T <sub>A</sub> = full range	40			V/mV
	Open loop gain	$T_{\Lambda} = 25^{\circ}C$	T <sub>A</sub> = 25°C	40	55		V/mv
		$V_{CC} = \pm 5 \text{ V}, V_{O} = \pm 2.5 \text{ V}$	T <sub>A</sub> = full range	35			
VIO	Input offset voltage		T <sub>A</sub> = 25°C		0.5	2	mV
		$V_{CC} = \pm 5 V \text{ or } \pm 15 V$	T <sub>A</sub> = full range			3	
Iв	Input bias current		T <sub>A</sub> = 25°C		3	6	
		$V_{CC} = \pm 5 V \text{ or } \pm 15 V$	T <sub>A</sub> = full range			8	μA
l. a	Input offset current	$V_{CC} = \pm 5 V \text{ or } \pm 15 V$	T <sub>A</sub> = 25°C		30	250	
IIO			T <sub>A</sub> = full range			400	nA
	Offset voltage drift	$V_{CC} = \pm 5 V \text{ or } \pm 15 V$	T <sub>A</sub> = full range		10		μV/°C
	Input offset current drift	$V_{CC} = \pm 5 V \text{ or } \pm 15 V$	T <sub>A</sub> = full range		0.2		nA/°C

<sup>†</sup> Full range =  $-55^{\circ}$ C to 125°C for the THS4031M.

#### input characteristics

PARAMETER	1	ESTCONDITIONS					
			TEST CONDITIONS <sup>†</sup>			MAX	UNIT
mmon modo input voltago rango	$V_{CC} = \pm 15 V$			±13.5	±14.3		V
Common-mode input voltage range	$V_{CC} = \pm 5 V$			±3.8	±4.3		v
Common mode rejection ratio	V <sub>CC</sub> = ±15 V,	$V_{ICR} = \pm 12 V$	T <sub>A</sub> = 25°C	85	95		dB
			T <sub>A</sub> = full range	80			
	$V_{CC} = \pm 5 V$ , $V_{ICR} =$		$T_A = 25^{\circ}C$	90	100		иБ
		VICR = ±2.5 V	$T_A = \text{full range}$	85			
put resistance					2		MΩ
put capacitance					1.5		pF
	put resistance	$V_{CC} = \pm 5 V$ $V_{CC} = \pm 15 V,$ $V_{CC} = \pm 15 V,$ $V_{CC} = \pm 5 V,$ $V_{CC} = \pm 5 V,$ put resistance put capacitance	$V_{CC} = \pm 5 V$ $V_{CC} = \pm 5 V$ $V_{CC} = \pm 15 V,  V_{ICR} = \pm 12 V$ $V_{CC} = \pm 5 V,  V_{ICR} = \pm 2.5 V$ put resistance put capacitance	$V_{CC} = \pm 5 \text{ V}$ $V_{CC} = \pm 5 \text{ V}$ $V_{CC} = \pm 15 \text{ V},  V_{ICR} = \pm 12 \text{ V} \qquad \frac{T_A = 25^{\circ}\text{C}}{T_A = \text{full range}}$ $V_{CC} = \pm 5 \text{ V},  V_{ICR} = \pm 2.5 \text{ V} \qquad \frac{T_A = 25^{\circ}\text{C}}{T_A = \text{full range}}$ $T_A = 100 \text{ range}$ $T_A = 100 \text{ range}$ $T_A = 100 \text{ range}$	$V_{CC} = \pm 5 V$ $V_{CC} = \pm 5 V, \qquad V_{ICR} = \pm 12 V$ $T_A = 25^{\circ}C \qquad 85$ $T_A = full range \qquad 80$ $V_{CC} = \pm 5 V, \qquad V_{ICR} = \pm 2.5 V$ $T_A = 25^{\circ}C \qquad 90$ $T_A = 25^{\circ}C \qquad 90$ $T_A = full range \qquad 85$ put capacitance $V_{CC} = \pm 5 V, \qquad V_{ICR} = \pm 2.5 V$	$V_{CC} = \pm 5 \text{ V}$ $V_{CC} = \pm 5 \text{ V}$ $V_{CC} = \pm 5 \text{ V}$ $V_{ICR} = \pm 12 \text{ V}$ $T_{A} = 25^{\circ}\text{C}$ $T_{A} = \text{full range}$ $R_{CC} = \pm 5 \text{ V},$ $V_{ICR} = \pm 2.5 \text{ V}$ $T_{A} = \text{full range}$ $R_{C} = \pm 5 \text{ V},$ $V_{ICR} = \pm 2.5 \text{ V}$ $T_{A} = \text{full range}$ $R_{C} = \pm 5 \text{ V},$ $T_{A} = \text{full range}$ $R_{C} = \pm 2.5 \text{ V},$ $R_{C} = $	$\frac{V_{CC} = \pm 5 \text{ V}}{V_{CC} = \pm 5 \text{ V}} \qquad \qquad$

<sup>†</sup> Full range =  $-55^{\circ}$ C to 125°C for the THS4031M.

#### output characteristics

	PARAMETER	TEST CONDITIONS <sup>†</sup>		THS4031M			UNIT
	FARAWETER			MIN	TYP	MAX	UNIT
		$V_{CC} = \pm 15 V$	- R <sub>L</sub> = 1 kΩ	±13	±13.6		v
Ve		$V_{CC} = \pm 5 V$		±3.4	±3.8		
Vo	Output voltage swing	$V_{CC} = \pm 15 V$	R <sub>L</sub> = 250 Ω	±12	±12.9		v
		$V_{CC} = \pm 5 V$	R <sub>L</sub> = 150 Ω	±3	±3.5		
	Output current <sup>‡</sup>	V <sub>CC</sub> = ±15 V	R <sub>L</sub> = 20 Ω	60	90		mA
10		$V_{CC} = \pm 5 V$		50	70		
ISC	Short-circuit current <sup>‡</sup>	$V_{CC} = \pm 15 V$			150		mA
RO	Output resistance	Open loop			13		Ω

<sup>†</sup> Full range =  $-55^{\circ}$ C to  $125^{\circ}$ C for the THS4031M.

<sup>‡</sup>Observe power dissipation ratings to keep the junction temperature below the absolute maximum rating when the output is heavily loaded or shorted. See the absolute maximum ratings section of this data sheet for more information.



SLOS224C - JULY 1999 - REVISED APRIL 2000


electrical characteristics at  $T_A$  = full range,  $V_{CC}$  =  $\pm 15$  V,  $R_L$  = 1  $k\Omega$  (unless otherwise noted) (continued)


#### power supply

	PARAMETER	TEST CONDITIONS <sup>†</sup>		THS4031M			UNIT
	PARAMETER			MIN	TYP	MAX	UNIT
Vaa	Supply voltage operating range	Dual supply		±4.5		±16.5	v
Vcc	Supply voltage operating range	Single supply		9		33	
			$T_A = 25^{\circ}C$		8.5	10	mA
	Supply current (each amplifier)	$V_{CC} = \pm 15 V$	T <sub>A</sub> = full range			11	
ICC	Supply current (each ampiner)	$V_{CC} = \pm 5 \text{ V} \qquad \qquad \frac{T_A = 25^{\circ}\text{C}}{T_A = \text{full range}}$		7.5	9	ШA	
			T <sub>A</sub> = full range			10	
PSRR	Power supply rejection ratio	$V_{CC} = \pm 5 \text{ V or } \pm 15 \text{ V} \qquad \frac{T_A = 25^{\circ}\text{C}}{T_A = \text{full range}} \qquad 85$	85	95		dB	
PSKK	Power supply rejection ratio		$T_A = full range$	80			uВ

<sup>†</sup> Full range =  $-55^{\circ}$ C to  $125^{\circ}$ C for the THS4031M.

PARAMETER MEASUREMENT INFORMATION










Figure 4. Step Response Test Circuit




Figure 5. Step Response Test Circuit



SLOS224C - JULY 1999 - REVISED APRIL 2000


## **TYPICAL CHARACTERISTICS**

## Table of Graphs

			FIGURE
	Input offset voltage distribution		6, 7
VIO	Input offset voltage	vs Free-air temperature	8
IIB	Input bias current	vs Free-air temperature	9
VO	Output voltage swing	vs Supply voltage	10
VOM	Maximum output voltage swing	vs Free-air temperature	11
lO	Maximum output current	vs Free-air temperature	12
ICC	Supply current	vs Free-air temperature	13
VIC	Common-mode input voltage	vs Supply voltage	14
ZO	Closed-loop output impedance	vs Frequency	15
	Open-loop gain		16
	Phase response		10
PSRR	Power-supply rejection ratio	vs Frequency	17
CMRR	Common-mode rejection ratio	vs Frequency	18
	Crosstalk	vs Frequency	19
	Harmonic distortion	vs Frequency	20, 21
	Harmonic distortion	vs Peak-to-peak output voltage	22, 23
SR	Slew rate	vs Free-air temperature	24
	0.1% settling time	vs Output voltage step size	25
	Output amplitude	vs Frequency	26 – 30
	Small and large signal frequency response		31 – 34
	Differential phase	vs Number of 150- $\Omega$ loads	35, 36
	Differential gain	vs Number of 150- $\Omega$ loads	37, 38
	1-V step response		39, 40
	4-V step response		41
	20-V step response		42




SLOS224C - JULY 1999 - REVISED APRIL 2000






SLOS224C - JULY 1999 - REVISED APRIL 2000






SLOS224C - JULY 1999 - REVISED APRIL 2000






SLOS224C - JULY 1999 - REVISED APRIL 2000






SLOS224C - JULY 1999 - REVISED APRIL 2000






SLOS224C - JULY 1999 - REVISED APRIL 2000






SLOS224C - JULY 1999 - REVISED APRIL 2000






SLOS224C - JULY 1999 - REVISED APRIL 2000






SLOS224C - JULY 1999 - REVISED APRIL 2000





SLOS224C - JULY 1999 - REVISED APRIL 2000





SLOS224C - JULY 1999 - REVISED APRIL 2000

## **APPLICATION INFORMATION**

## theory of operation

The THS403x is a high-speed operational amplifier configured in a voltage feedback architecture. It is built using a 30-V, dielectrically isolated, complementary bipolar process with NPN and PNP transistors possessing  $f_{TS}$  of several GHz. This results in an exceptionally high-performance amplifier that has a wide bandwidth, high slew rate, fast settling time, and low distortion. A simplified schematic is shown in Figure 43.




Figure 43. THS4031 Simplified Schematic

## noise calculations and noise figure

Noise can cause errors on very small signals. This is especially true when amplifying small signals. The noise model for the THS403x, shown in Figure 44, includes all of the noise sources as follows:


- $e_n = \text{Amplifier internal voltage noise } (nV/\sqrt{Hz})$
- IN+ = Noninverting current noise ( $pA/\sqrt{Hz}$ )
- IN- = Inverting current noise (pA/ $\sqrt{Hz}$ )
- e<sub>Rx</sub> = Thermal voltage noise associated with each resistor (e<sub>Rx</sub> = 4 kTR<sub>x</sub>)



SLOS224C - JULY 1999 - REVISED APRIL 2000

## **APPLICATION INFORMATION**

noise calculations and noise figure (continued)



#### Figure 44. Noise Model

The total equivalent input noise density (eni) is calculated by using the following equation:

$$\mathbf{e}_{ni} = \sqrt{\left(\mathbf{e}_{n}\right)^{2} + \left(\mathbf{IN} + \times \mathbf{R}_{S}\right)^{2} + \left(\mathbf{IN} - \times \left(\mathbf{R}_{F} \| \mathbf{R}_{G}\right)\right)^{2} + 4 \ \mathbf{kTR}_{s} + 4 \ \mathbf{kT}\left(\mathbf{R}_{F} \| \mathbf{R}_{G}\right)^{2}}$$

Where:

 $k = Boltzmann's \ constant = 1.380658 \times 10^{-23} \\ T = Temperature in \ degrees \ Kelvin \ (273 + ^{\circ}C) \\ R_{F} \parallel R_{G} = Parallel \ resistance \ of \ R_{F} \ and \ R_{G}$ 

To get the equivalent output noise of the amplifier, just multiply the equivalent input noise density  $(e_{ni})$  by the overall amplifier gain  $(A_V)$ .

$$e_{no} = e_{ni} A_V = e_{ni} \left( 1 + \frac{R_F}{R_G} \right)$$
 (Noninverting Case)

As the previous equations show, to keep noise at a minimum, small-value resistors should be used. As the closed-loop gain is increased (by reducing  $R_G$ ), the input noise is reduced considerably because of the parallel resistance term. This leads to the general conclusion that the most dominant noise sources are the source resistor ( $R_S$ ) and the internal amplifier noise voltage ( $e_n$ ). Because noise is summed in a root-mean-squares method, noise sources smaller than 25% of the largest noise source can be effectively ignored. This advantage can greatly simplify the formula and make noise calculations much easier to calculate.

For more information on noise analysis, please refer to the *Noise Analysis* section in *Operational Amplifier Circuits Applications Report* (literature number SLVA043).



SLOS224C - JULY 1999 - REVISED APRIL 2000

## **APPLICATION INFORMATION**

#### noise calculations and noise figure (continued)

This brings up another noise measurement usually preferred in RF applications, the noise figure (NF). Noise figure is a measure of noise degradation caused by the amplifier. The value of the source resistance must be defined and is typically 50  $\Omega$  in RF applications.

NF = 10log 
$$\left[\frac{e_{ni}^2}{(e_{Rs})^2}\right]$$

Because the dominant noise components are generally the source resistance and the internal amplifier noise voltage, we can approximate noise figure as:

NF = 10log 
$$\left[1 + \frac{\left(\left(e_{n}\right)^{2} + \left(IN + \times R_{S}\right)^{2}\right)}{4 \ kTR_{S}}\right]$$

Figure 45 shows the noise figure graph for the THS403x.




Figure 45. Noise Figure vs Source Resistance




SLOS224C - JULY 1999 - REVISED APRIL 2000

## **APPLICATION INFORMATION**

#### optimizing frequency response

Internal frequency compensation of the THS403x was selected to provide very wide bandwidth performance and still maintain a very low noise floor. In order to meet these performance requirements, the THS403x must have a minimum gain of 2 (–1). Because everything is referred to the noninverting terminal of an operational amplifier, the noise gain in a G = -1 configuration is the same as a G = 2 configuration.

One of the keys to maintaining a smooth frequency response, and hence, a stable pulse response, is to pay particular attention to the inverting terminal. Any stray capacitance at this node causes peaking in the frequency response (see Figure 46 and Figure 47). Two things can be done to help minimize this effect. The first is to simply remove any ground planes under the inverting terminal of the amplifier, including the trace that connects to this terminal. Additionally, the length of this trace should be minimized. The capacitance at this node causes a lag in the voltage being fed back due to the charging and discharging of the stray capacitance. If this lag becomes too long, the amplifier will not be able to correctly keep the noninverting terminal voltage at the same potential as the inverting terminal's voltage. Peaking and possible oscillations will then occur if this happens.



The second precaution to help maintain a smooth frequency response is to keep the feedback resistor ( $R_f$ ) and the gain resistor ( $R_g$ ) values fairly low. These two resistors are effectively in parallel when looking at the ac small-signal response. This is why in Figure 30, a feedback resistor of 3.9 k $\Omega$  with a gain resistor of 1 k $\Omega$  only shows a small peaking in the frequency response. The parallel resistance is only 800  $\Omega$ . This value, in conjunction with a very small stray capacitance test PCB, forms a zero on the edge of the amplifier's natural frequency response. To eliminate this peaking, all that needs to be done is to reduce the feedback and gain resistances. One other way to compensate for this stray capacitance is to add a small capacitor in parallel with the feedback resistor. This helps to neutralize the effects of the stray capacitance. To keep this peaking out of the operating range, the stray capacitance and resistor value's time constant must be kept low. But, as can be seen in Figures 26 – 29, a value too low starts to reduce the bandwidth of the amplifier. Table 1 shows some recommended feedback resistors to be used with the THS403x.



SLOS224C - JULY 1999 - REVISED APRIL 2000

## **APPLICATION INFORMATION**

#### optimizing frequency response (continued)

#### Table 1. Recommended Feedback Resistors

GAIN	R <sub>f</sub> for V <sub>CC</sub> = $\pm$ 15 V and $\pm$ 5 V
2	300 Ω
-1	360 Ω
5	3.3 k $\Omega$ (low stray-c PCB only)


#### unity-gain concerns

THS403x was designed for extremely low noise with a minimum gain of 2 (-1). If the amplifier were to be configured for unity gain, the output would tend to oscillate because the open-loop intersection on a Bode diagram is at a -40 dB/decade slope instead of the -20 dB/decade slope required for stable operation. But, it is sometimes desirable to have a low-noise unity gain buffer. There is a way to accomplish this feat with the THS403x with some added complexity (see Figure 48). The lag compensation circuit shown in Figure 48 increases the noise gain of the amplifier without increasing the signal gain. Another way to look at this is that the open-loop gain is effectively reduced by the  $1 + R_F/R_C$  gain. This reduction causes the -40 dB/decade pole to be shifted down into an open-loop gain of less than 1. The drawbacks of this circuit are the decreased frequency response, the increased noise, and the increased output offset voltage (VOO). One way to eliminate the V<sub>OO</sub> increase is to add a capacitor (C<sub>C</sub>) in series with R<sub>C</sub>, with the added requirement that the time constant of C<sub>C</sub> and R<sub>C</sub> be set low enough for the Bode plot intersection to be at a -20 dB/decade slope. Typically, a 1 +  $R_F/R_C$  gain of 2 to 3 yields a smooth frequency response for the THS403x. If  $C_C$  is used, it is desirable to have the  $1/(2\pi R_C C_C)$  frequency 5 to 10 times lower than the amplifier's natural bandwidth. One additional advantage this circuit provides is that it makes driving capacitive loads much easier. A capacitive load causes the -40 dB/decade intersection (because of the phase lag), to be above unity gain, the same as described previously. In general, this R<sub>C</sub> and C<sub>C</sub> modification can be used in both an inverting and noninverting configuration with the same results.



SLOS224C - JULY 1999 - REVISED APRIL 2000

## **APPLICATION INFORMATION**



NOTE A: The difference is due to 1+RF/RC noise gain.

#### Figure 48. Unity Gain Compensation

#### driving a capacitive load

Driving capacitive loads with high-performance amplifiers is not a problem as long as certain precautions are taken. The first is to realize that the THS403x has been internally compensated to maximize its bandwidth and slew-rate performance. When the amplifier is compensated in this manner, capacitive loading directly on the output will decrease the phase margin of the device leading to high-frequency ringing or oscillations. Therefore, for capacitive loads of greater than 10 pF, it is recommended that a resistor be placed in series with the output of the amplifier, as shown in Figure 49. A minimum value of 20  $\Omega$  should work well for most applications. For example, in 75- $\Omega$  transmission systems, setting the series resistor value to 75  $\Omega$  both isolates any capacitance loading and provides the proper line impedance matching at the source end.




Figure 49. Driving a Capacitive Load



SLOS224C - JULY 1999 - REVISED APRIL 2000

## **APPLICATION INFORMATION**

#### offset nulling

The THS403x has very low input offset voltage for a high speed amplifier. However, if additional correction is required, the designer can make use of an offset nulling function provided on the THS4031. By placing a potentiometer between terminals 1 and 8 of the device and tying the wiper to the negative supply, the input offset can be adjusted. This is shown in Figure 50.




Figure 50. Offset Nulling Schematic

#### offset voltage

The output offset voltage ( $V_{OO}$ ) is the sum of the input offset voltage ( $V_{IO}$ ) and both input bias currents ( $I_{IB}$ ) times the corresponding gains. The following schematic and formula can be used to calculate the output offset voltage:




Figure 51. Output Offset Voltage Model



SLOS224C - JULY 1999 - REVISED APRIL 2000

## **APPLICATION INFORMATION**

## general configurations

When receiving low-level signals, limiting the bandwidth of the incoming signals into the system is often required. The simplest way to accomplish this is to place an RC filter at the noninverting terminal of the amplifer (see Figure 52).




Figure 52. Single-Pole Low-Pass Filter

If even more attenuation is needed, a multiple-pole filter is required. The Sallen-Key filter can be used for this task. For best results, the amplifier should have a bandwidth that is 8 to 10 times the filter frequency bandwidth. Otherwise, phase shift of the amplifier can occur.




Figure 53. 2-Pole Low-Pass Sallen-Key Filter



SLOS224C - JULY 1999 - REVISED APRIL 2000

## APPLICATION INFORMATION

#### circuit-layout considerations

In order to achieve the levels of high-frequency performance of the THS403x, it is essential that proper printed-circuit board high-frequency design techniques be followed. A general set of guidelines is given below. In addition, a THS403x evaluation board is available to use as a guide for layout or for evaluating the device performance.

- Ground planes It is highly recommended that a ground plane be used on the board to provide all
  components with a low inductive ground connection. However, in the areas of the amplifier inputs and
  output, the ground plane can be removed to minimize the stray capacitance.
- Proper power-supply decoupling Use a 6.8-μF tantalum capacitor in parallel with a 0.1-μF ceramic capacitor on each supply terminal. It may be possible to share the tantalum among several amplifiers depending on the application, but a 0.1-μF ceramic capacitor should always be used on the supply terminal of every amplifier. In addition, the 0.1-μF capacitor should be placed as close as possible to the supply terminal. As this distance increases, the inductance in the connecting trace makes the capacitor less effective. The designer should strive for distances of less than 0.1 inch between the device power terminals and the ceramic capacitors.
- Sockets Sockets are not recommended for high-speed operational amplifiers. The additional lead inductance in the socket pins will often lead to stability problems. Surface-mount packages soldered directly to the printed-circuit board is the best implementation.
- Short trace runs/compact part placements Optimum high-frequency performance is achieved when stray series inductance has been minimized. To realize this, the circuit layout should be made as compact as possible, thereby minimizing the length of all trace runs. Particular attention should be paid to the inverting input of the amplifier. Its length should be kept as short as possible. This will help to minimize stray capacitance at the input of the amplifier.
- Surface-mount passive components Using surface-mount passive components is recommended for high-frequency amplifier circuits for several reasons. First, because of the extremely low lead inductance of surface-mount components, the problem with stray series inductance is greatly reduced. Second, the small size of surface-mount components naturally leads to a more compact layout thereby minimizing both stray inductance and capacitance. If leaded components are used, it is recommended that the lead lengths be kept as short as possible.

## general PowerPAD™ design considerations

The THS403x is available in a thermally enhanced DGN package, which is a member of the PowerPAD<sup>™</sup> family of packages. This package is constructed using a downset leadframe upon which the die is mounted [see Figure 54(a) and Figure 54(b)]. This arrangement results in the leadframe being exposed as a thermal pad on the underside of the package [see Figure 54(c)]. Because this thermal pad has direct thermal contact with the die, excellent thermal performance can be achieved by providing a good thermal path away from the thermal pad.

The PowerPAD package allows for both assembly and thermal management in one manufacturing operation. During the surface-mount solder operation (when the leads are being soldered), the thermal pad can also be soldered to a copper area underneath the package. Through the use of thermal paths within this copper area, heat can be conducted away from the package into either a ground plane or other heat-dissipating device.


The PowerPAD<sup>™</sup> package represents a breakthrough in combining the small area and ease of assembly of surface mount with the heretofore awkward mechanical methods of heatsinking.



SLOS224C - JULY 1999 - REVISED APRIL 2000

## **APPLICATION INFORMATION**

## general PowerPAD<sup>™</sup> design considerations (continued)



NOTE B: The thermal pad is electrically isolated from all terminals in the package.

#### Figure 54. Views of Thermally Enhanced DGN Package

Although there are many ways to properly heatsink this device, the following steps illustrate the recommended approach.




Figure 55. PowerPAD<sup>™</sup> PCB Etch and Via Pattern

- 1. Prepare the PCB with a top-side etch pattern as shown in Figure 55. There should be etch for the leads as well as etch for the thermal pad.
- 2. Place five holes in the area of the thermal pad. These holes should be 13 mils in diameter. They are kept small so that solder wicking through the holes is not a problem during reflow.
- 3. Additional vias may be placed anywhere along the thermal plane outside of the thermal pad area. This helps dissipate the heat generated by the THS403xDGN IC. These additional vias may be larger than the 13-mil diameter vias directly under the thermal pad. They can be larger because they are not in the thermal pad area to be soldered so that wicking is not a problem.
- 4. Connect all holes to the internal ground plane.
- 5. When connecting these holes to the ground plane, *do not* use the typical web or spoke via connection methodology. Web connections have a high thermal-resistance connection that is useful for slowing the heat transfer during soldering operations. This makes the soldering of vias that have plane connections easier. In this application, however, low thermal resistance is desired for the most efficient heat transfer. Therefore, the holes under the THS403xDGN package should connect to the internal ground plane with a complete connection around the entire circumference of the plated-through hole.
- 6. The top-side solder mask should leave the terminals of the package and the thermal pad area with its five holes exposed. The bottom-side solder mask should cover the five holes of the thermal pad area, which prevents solder from being pulled away from the thermal pad area during the reflow process.
- 7. Apply solder paste to the exposed thermal pad area and to all the IC terminals.
- With these preparatory steps in place, the THS403xDGN IC is simply placed in position and run through the solder reflow operation as any standard surface-mount component. This results in a part that is properly installed.



SLOS224C - JULY 1999 - REVISED APRIL 2000

## **APPLICATION INFORMATION**

#### general PowerPAD<sup>TM</sup> design considerations (continued)

The actual thermal performance achieved with the THS403xDGN in its PowerPAD<sup>TM</sup> package depends on the application. In the example above, if the size of the internal ground plane is approximately 3 inches × 3 inches, then the expected thermal coefficient,  $\theta_{JA}$ , is about 58.4°C/W. For comparison, the non-PowerPAD<sup>TM</sup> version of the THS403x IC (SOIC) is shown. For a given  $\theta_{JA}$ , the maximum power dissipation is shown in Figure 56 and is calculated by the following formula:

$$\mathsf{P}_{\mathsf{D}} = \left(\frac{\mathsf{T}_{\mathsf{MAX}} - \mathsf{T}_{\mathsf{A}}}{\theta_{\mathsf{JA}}}\right)$$

Where:

P<sub>D</sub> = Maximum power dissipation of THS403x IC (watts)


 $T_{MAX}$  = Absolute maximum junction temperature (150°C)


 $T_A$  = Free-ambient air temperature (°C)

$$\theta_{JA} = \theta_{JC} + \theta_{CA}$$

 $\theta_{JC}$  = Thermal coefficient from junction to case

 $\theta_{CA}$  = Thermal coefficient from case to ambient air (°C/W)





#### Figure 56. Maximum Power Dissipation vs Free-Air Temperature

More complete details of the PowerPAD<sup>™</sup> installation process and thermal management techniques can be found in the Texas Instruments technical brief, *PowerPAD<sup>™</sup> Thermally Enhanced Package*. This document can be found at the TI web site (www.ti.com) by searching on the key word PowerPAD<sup>™</sup>. The document can also be ordered through your local TI sales office. Refer to literature number SLMA002 when ordering.




SLOS224C - JULY 1999 - REVISED APRIL 2000

## **APPLICATION INFORMATION**

## general PowerPAD<sup>™</sup> design considerations (continued)

The next thing to be considered is package constraints. The two sources of heat within an amplifier are quiescent power and output power. The designer should never forget about the quiescent heat generated within the device, especially multiamplifier devices. Because these devices have linear output stages (Class A-B), most of the heat dissipation is at low output voltages with high output currents. Figure 57 to Figure 60 shows this effect, along with the quiescent heat, with an ambient air temperature of 50°C. When using  $V_{CC} = \pm 5$  V, heat is generally not a problem, even with SOIC packages. But, when using  $V_{CC} = \pm 15$  V, the SOIC package is severely limited in the amount of heat it can dissipate. The other key factor when looking at these graphs is how the devices are mounted on the PCB. The PowerPAD<sup>TM</sup> devices are extremely useful for heat dissipation. But, the device should always be soldered to a copper plane to fully use the heat dissipation properties of the PowerPAD<sup>TM</sup>. The SOIC package, on the other hand, is highly dependent on how it is mounted on the PCB. As more trace and copper area is placed around the device,  $\theta_{JA}$  decreases and the heat dissipation capability increases. The currents and voltages shown in these graphs are for the total package. For the dual amplifier package (THS4032), the sum of the RMS output currents and voltages should be used to choose the proper package.






SLOS224C - JULY 1999 - REVISED APRIL 2000

## **APPLICATION INFORMATION**

general PowerPAD<sup>™</sup> design considerations (continued)





SLOS224C - JULY 1999 - REVISED APRIL 2000

## **APPLICATION INFORMATION**

#### evaluation board

An evaluation board is available for the THS4031 (literature number SLOP203) and THS4032 (literature Number SLOP135). This board has been configured for very low parasitic capacitance in order to realize the full performance of the amplifier. A schematic of the evaluation board is shown in Figure 61. The circuitry has been designed so that the amplifier may be used in either an inverting or noninverting configuration. For more information, please refer to the *THS4031 EVM User's Guide* (literature number SLOU038) or the *THS4032 EVM User's Guide* (literature number SLOU039). To order the evaluation board, contact your local TI sales office or distributor.




Figure 61. THS4031 Evaluation Board




SLOS224C - JULY 1999 - REVISED APRIL 2000

## **MECHANICAL INFORMATION**

PLASTIC SMALL-OUTLINE PACKAGE

#### D (R-PDSO-G\*\*)

**14 PIN SHOWN** 



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0.006 (0,15).
- D. Falls within JEDEC MS-012




SLOS224C - JULY 1999 - REVISED APRIL 2000

#### **MECHANICAL INFORMATION**

#### DGN (S-PDSO-G8)

#### PowerPAD™ PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions include mold flash or protrusions.
- The package thermal performance may be enhanced by attaching an external heat sink to the thermal pad. D. This pad is electrically and thermally connected to the backside of the die and possibly selected leads.
- E. Falls within JEDEC MO-187

PowerPAD is a trademark of Texas Instruments.




SLOS224C - JULY 1999 - REVISED APRIL 2000

## **MECHANICAL INFORMATION**

# FK (S-CQCC-N\*\*)

#### LEADLESS CERAMIC CHIP CARRIER

28 TERMINAL SHOWN



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a metal lid.
- D. The terminals are gold plated.
- E. Falls within JEDEC MS-004




SLOS224C - JULY 1999 - REVISED APRIL 2000

## **MECHANICAL INFORMATION**

#### **CERAMIC DUAL-IN-LINE PACKAGE**





NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL-STD-1835 GDIP1-T8



#### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgment, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Customers are responsible for their applications using TI components.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 2000, Texas Instruments Incorporated