SLOS254B - JUNE 1999 - REVISED NOVEMBER 1999

Wide Bandwidth . . . 10 MHz

High Output Drive

I<sub>OH</sub> . . . 57 mA at V<sub>DD</sub> – 1.5

- I<sub>OL</sub> . . . 55 mA at 0.5 V

High Slew Rate

- SR+...16 V/μs

- SR-...19 V/μs

Wide Supply Range . . . 4.5 V to 16 V

Supply Current . . . 1.9 mA/Channel

Ultra-Low Power Shutdown Mode
 I<sub>DD</sub> . . . 125 μA/Channel

Low Input Noise Voltage . . . 8.5 nV√Hz

Wide V<sub>ICR</sub> . . . 0 to V<sub>DD</sub> − 1

• Input Offset Voltage . . . 60 μV

Ultra-Small Packages

- 8 or 10 Pin MSOP (TLC080/1/2/3)

# TLC080 D, DGN OR P PACKAGE (TOP VIEW) NULL 1 8 SHDN IN - 2 7 7 VDD IN + 3 6 OUT GND 4 5 NULL

#### description

Introducing the first members of TI's new BiMOS general-purpose operational amplifier family—the TLC08x. The BiMOS family concept is simple: provide an upgrade path for BiFET users who are moving away from dual-supply to single-supply systems and demand higher ac and dc performance. With performance rated from 4.5 V to 16 V across commercial (0°C to 70°C) and an extended industrial temperature range (−40°C to 125°C), BiMOS suits a wide range of audio, automotive, industrial and instrumentation applications. Familiar features like offset nulling pins, and new features like MSOP PowerPAD™ packages and shutdown modes, enable higher levels of performance in a multitude of applications.

Developed in TI's patented LBC3 BiCMOS process, the new BiMOS amplifiers combine a very high input impedance, low-noise CMOS front end with a high-drive Bipolar output stage—thus providing the optimum performance features of both. AC performance improvements over the TL08x BiFET predecessors include a bandwidth of 10 MHz (an increase of 300%) and voltage noise of 8.5 nV/ $\sqrt{\text{Hz}}$  (an improvement of 60%). DC improvements include an ensured V<sub>ICR</sub> that includes ground, a factor of 4 reduction in input offset voltage down to 1.5 mV (maximum) in the standard grade, and a power supply rejection improvement of greater than 40 dB to 130 dB. Added to this list of impressive features is the ability to drive  $\pm 50$ -mA loads comfortably from an ultra-small-footprint MSOP PowerPAD package, which positions the TLC08x as the ideal high-performance general-purpose operational amplifier family.

#### **FAMILY PACKAGE TABLE**

DEVICE	NO. OF	PACKAGE TYPES				SHUTDOWN	UNIVERSAL
DEVICE	CHANNELS	MSOP	PDIP	SOIC	TSSOP	SHUIDOWN	EVM BOARD
TLC080	1	8	8	8	_	Yes	
TLC081	1	8	8	8	_		
TLC082	2	8	8	8	_		Refer to the EVM Selection Guide
TLC083	2	10	14	14	_	Yes	(Lit# SLOU060)
TLC084	4	_	14	14	20	_	,
TLC085	4	_	16	16	20	Yes	



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PowerPAD is a trademark of Texas Instruments Incorporated.



SLOS254B - JUNE 1999 - REVISED NOVEMBER 1999

#### TLC080 and TLC081 AVAILABLE OPTIONS

	PACKAGED DEVICES	PAC	KAGED DEVI	CES
T <sub>A</sub>	SMALL OUTLINE (D) <sup>†</sup>	SMALL OUTLINE (DGN) <sup>†</sup>	SYMBOL	PLASTIC DIP (P)
0°C to 70°C	TLC080CD TLC081CD	TLC080CDGN TLC081CDGN	xxTIACW xxTIACY	TLC080CP TLC081CP
−40°C to 125°C	TLC080ID TLC081ID	TLC080IDGN TLC081IDGN	xxTIACX xxTIACZ	TLC080IP TLC081IP
40 0 10 120 0	TLC080AID TLC081AID	_ _ _	_	TLC080AIP TLC081AIP

This package is available taped and reeled. To order this packaging option, add an R suffix to the part number (e.g., TLC080CDR).

#### **TLC082 and TLC083 AVAILABLE OPTIONS**

	PACKAGED DEVICES								
TA	SMALL MSOP					PLASTIC	PLASTIC		
	OUTLINE (D) <sup>†</sup>	(DGN)†	SYMBOL§	(DGQ)†	SYMBOL§	DIP (N)	DIP (P)		
0°C to 70°C	TLC082CD TLC083CD	TLC082CDGN —	xxTIADZ —	— TLC083CDGQ	— xxTIAEB	— TLC083CN	TLC082CP —		
-40°C to 125°C	TLC082ID TLC083ID	TLC082IDGN —	xxTIAEA —	— TLC083IDGQ	— xxTIAEC	TLC083IN	TLC082IP —		
-40 C to 125 C	TLC082AID TLC083AID		_ _		_ _	— TLC083AIN	TLC082AIP —		

<sup>†</sup> This package is available taped and reeled. To order this packaging option, add an R suffix to the part number (e.g., TLC082CDR).

#### TLC084 and TLC085 AVAILABLE OPTIONS

	PAC	PACKAGED DEVICES					
TA	SMALL OUTLINE	PLASTIC DIP	TSSOP				
	(D)†	(N)	(PWP) <sup>†</sup>				
0°C to 70°C	TLC084CD	TLC084CN	TLC084CPWP				
	TLC085CD	TLC085CN	TLC085CPWP				
−40°C to 125°C	TLC084ID	TLC084IN	TLC084IPWP				
	TLC085ID	TLC085IN	TLC085IPWP				
40 0 10 120 0	TLC084AID	TLC084AIN	TLC084AIPWP				
	TLC085AID	TLC085AIN	TLC085AIPWP				

<sup>†</sup>This package is available taped and reeled. To order this packaging option, add an R suffix to the part number (e.g., TLC084CDR).




<sup>‡</sup> Chip forms are tested at  $T_A = 25^{\circ}C$  only.

<sup>‡</sup> Chip forms are tested at  $T_A = 25^{\circ}C$  only.

<sup>§</sup> xx represents the device date code.

<sup>‡</sup> Chip forms are tested at  $T_A = 25^{\circ}C$  only.

SLOS254B - JUNE 1999 - REVISED NOVEMBER 1999



NC - No internal connection

SLOS254B – JUNE 1999 – REVISED NOVEMBER 1999

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

Supply voltage, V <sub>DD</sub> (see Note 1)	
Differential input voltage, V <sub>ID</sub>	±V <sub>DD</sub>
Continuous total power dissipation	See Dissipation Rating Table
Operating free-air temperature range, T <sub>A</sub> : C suffix	0°C to 70°C
I suffix	–40°C to 125°C
Maximum junction temperature, T <sub>J</sub>	150°C
Storage temperature range, T <sub>stq</sub>	–65°C to 150°C
Lead temperature 1.6 mm (1/16 inch) from case for 10 seconds	

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE: All voltage values, except differential voltages, are with respect to GND.

#### **DISSIPATION RATING TABLE**

PACKAGE	θJC (°C/W)	θJA (°C/W)	T <sub>A</sub> ≤ 25°C POWER RATING
D (8)	38.3	176	710 mW
D (14)	26.9	122.3	1022 mW
D (16)	25.7	114.7	1090 mW
DGN (8)	4.7	52.7	2.37 W
DGQ (10)	4.7	52.3	2.39 W
N (14, 16)	32	78	1600 mW
P (8)	41	104	1200 mW
PWP (20)	1.40	26.1	4.79 W

#### recommended operating conditions

		MIN	MAX	UNIT	
Supply voltage Va-	Single supply	4.5	16	V	
Supply voltage, V <sub>DD</sub>	Split supply	±2.25	±8	v	
Common-mode input voltage range, V <sub>ICR</sub>		GND	V <sub>DD</sub> -1	V	
Operating tree six temperature T	C-suffix	0	70	°C	
Operating free-air temperature, T <sub>A</sub>	I-suffix	-40	125		

SLOS254B – JUNE 1999 – REVISED NOVEMBER 1999

### electrical characteristics at specified free-air temperature, $V_{DD} = 5 \text{ V}$ (unless otherwise noted)

	PARAMETER	TEST CO	NDITIONS	T <sub>A</sub> †	MIN	TYP	MAX	UNIT
			TLC080/1/2/3	25°C		60	1000	
			120000/1/2/3	Full range			1500	
	Input offset voltage		TLC080/1/2/3A	25°C		20	750	
V/- =		V <sub>DD</sub> = 5 V,	1LC060/1/2/3A	Full range			1000	
VIO	Input offset voltage	$V_{IC} = 2.5,$	TLC084/5	25°C		390	1900	μV
		$V_0 = 2.5,$	TLC064/5	Full range			3000	
		$R_S = 50 \Omega$	TLC084/5A	25°C		390	1400	
		]	TEC084/3A	Full range			2000	
αΛΙΟ	Temperature coefficient of input offset voltage					1.2		μV/°C
				25°C		1.9	50	
IIO	Input offset current	V <sub>DD</sub> = 5 V,	TLC08XC	Full range			100	рА
		$V_{IC} = 2.5,$	TLC08XI	Full range			700	
		$V_{O} = 2.5$		25°C		3	50	
I <sub>IB</sub>	Input bias current	$R_S = 50 \Omega$	TLC08XC	Full range			100	pА
			TLC08XI	rull range			700	
VICR	Common-mode input voltage range	CMRR > 70 dB,	R <sub>S</sub> = 50 Ω	25°C	0 to 3.5			
		CMRR > 52 dB,	R <sub>S</sub> = 50 Ω	Full range	0 to 3.5			V
			1	25°C	4.1	4.3		V
			$I_{OH} = -1 \text{ mA}$	Full range	3.9			
			I <sub>OH</sub> = -20 mA	25°C	3.7	4		
				Full range	3.5			
Vон	High-level output voltage	V <sub>IC</sub> = 2.5 V	I <sub>OH</sub> = -35 mA	25°C	3.4	3.8		
				Full range	3.2			
				25°C	3.2	3.6		
			$I_{OH} = -50 \text{ mA}$	–40°C to 85°C	3			
			1. 44	25°C		0.18	0.25	
			I <sub>OL</sub> = 1 mA	Full range			0.35	
			L	25°C		0.35	0.39	
			$I_{OL} = 20 \text{ mA}$	Full range			0.45	
VOL	Low-level output voltage	V <sub>IC</sub> = 2.5 V	Jan. 25 mA	25°C		0.43	0.55	V
			$I_{OL} = 35 \text{ mA}$	Full range			0.7	
				25°C		0.45	0.63	
			I <sub>OL</sub> = 50 mA	–40°C to 85°C			0.7	
1	Chart aircuit autout auront	Sourcing	-	25°C		100		A
los	Short-circuit output current	Sinking		25°C		100		mA
la.	Output ourse	V <sub>OH</sub> = 1.5 V from po	ositive rail	25°C		57		A
10	Output current	$V_{OL} = 0.5 \text{ V from ne}$	gative rail	25°C		55		mA

<sup>†</sup> Full range is 0°C to 70°C for C suffix and -40°C to 125°C for I suffix. If not specified, full range is -40°C to 125°C.



SLOS254B - JUNE 1999 - REVISED NOVEMBER 1999

### electrical characteristics at specified free-air temperature, $V_{DD}$ = 5 V (unless otherwise noted) (continued)

	PARAMETER	TEST CON	DITIONS	T <sub>A</sub> †	MIN	TYP	MAX	UNIT
AVD	Large-signal differential voltage	V <sub>O(PP)</sub> = 3 V,	R <sub>L</sub> = 10 kΩ	25°C	100	120		dB
, vD	amplification	VO(PP) = 0 V,	IVE = 10 K22	Full range	100			QD.
r <sub>i(d)</sub>	Differential input resistance			25°C		1000		GΩ
C <sub>IC</sub>	Common-mode input capacitance	f = 10 kHz		25°C		22.9		pF
z <sub>O</sub>	Closed-loop output impedance	f = 10 kHz,	A <sub>V</sub> = 10	25°C		0.25		Ω
OMBB	Common-mode rejection ratio	$V_{IC} = 0 \text{ to } 3 \text{ V}, \qquad R_S = 50 \Omega$	25°C	100	140		dB	
CMRR			NS = 50 22	Full range	100			ub
lear	Supply voltage rejection ratio	$V_{DD} = 4.5 \text{ V to } 16 \text{ V},$	V <sub>IC</sub> = V <sub>DD</sub> /2,	25°C	95	130		dB
ksvr	(ΔV <sub>DD</sub> /ΔV <sub>IO</sub> )	No load	.0 22	Full range	95			uБ
	Supply current	V- 25V	Nelsod	25°C		1.8	2.5	Л
IDD	(per channel)	$V_0 = 2.5 \text{ V},$	No load	Full range			3.5	mA
V <sub>(ON)</sub>	Turnon voltage level	Relative to GND		25°C		1.41		V
V(OFF)	Turnoff voltage level	Relative to GND		25°C		1.4		V
	Supply current in shutdown mode (per channel)			25°C		125	200	μΑ
IDD(SHDN)	(TLC080, TLC083, TLC085)	<u>SHDN</u> ≤ 1.45 V		Full range			250	μΛ

<sup>†</sup> Full range is 0°C to 70°C for C suffix and –40°C to 125°C for I suffix. If not specified, full range is –40°C to 125°C.

SLOS254B - JUNE 1999 - REVISED NOVEMBER 1999

#### operating characteristics at specified free-air temperature, V<sub>DD</sub> = 5 V (unless otherwise noted)

	PARAMETER	TEST CONDIT	TIONS	T <sub>A</sub> †	MIN	TYP	MAX	UNIT	
SR+	Positive slew rate at unity gain	$V_{O(PP)} = 0.8 V,$	C <sub>L</sub> = 50 pF,	25°C	10	16		V/μs	
SIXT	1 ositive siew rate at unity gain	R <sub>L</sub> = 10 kΩ		Full range	9.5			ν/μ3	
SR-	Negative slew rate at unity gain		$C_L = 50 pF$ ,	25°C	12.5	19		V/us	
UNIX.	regative slew rate at armly gain	R <sub>L</sub> = 10 kΩ		Full range 10			ν/μο		
$V_n$	Equivalent input noise voltage	f = 100 Hz		25°C		12		nV/√ <del>Hz</del>	
v n	Equivalent input hoise voltage	f = 1 kHz		25°C		8.5		11 0 / 11 12	
I <sub>n</sub>	Equivalent input noise current	f = 1 kHz	kHz 25°C			0.6		fA/√Hz	
		V <sub>O(PP)</sub> = 3 V,	A <sub>V</sub> = 1			0.002%			
THD + N	Total harmonic distortion plus noise	$R_L = 10 \text{ k}\Omega$ and 250 $\Omega$ ,	A <sub>V</sub> = 10	25°C		0.012%			
		f = 1 kHz	A <sub>V</sub> = 100			0.085%			
t(on)	Amplifier turnon time‡	R <sub>I</sub> = 10 kΩ		25°C		0.15		μs	
t(off)	Amplifier turnoff time‡	K[ = 10 K22		25°C		1.3		μs	
	Gain-bandwidth product	f = 10 kHz,	$R_L = 10 \text{ k}\Omega$	25°C		10		MHz	
		V(STEP)PP = 1 V, A <sub>V</sub> = -1,	0.1%			0.18			
t <sub>S</sub>	Settling time	$C_L = 10 \text{ pF},$ $R_L = 10 \text{ k}\Omega$	0.01%	25°C		0.39			
i's	Setting time	V(STEP)PP = 1 V, A <sub>V</sub> = -1,	0.1%	25 0		0.18		μs	
		$C_L = 47 \text{ pF},$ $R_L = 10 \text{ k}\Omega$	0.01%			0.39			
_	Dhoos margin	$R_L = 10 \text{ k}\Omega$ ,	C <sub>L</sub> = 50 pF	25°C		32°			
φm	Phase margin	R <sub>L</sub> = 10 kΩ,	C <sub>L</sub> = 0 pF	250		40°			
	Coin morain	$R_L = 10 \text{ k}\Omega$ ,	C <sub>L</sub> = 50 pF	25°C		2.2		dB	
	Gain margin	$R_L = 10 \text{ k}\Omega$ ,	C <sub>L</sub> = 0 pF	250		3.3		UD	

Full range is 0°C to 70°C for C suffix and -40°C to 125°C for I suffix. If not specified, full range is -40°C to 125°C.

Disable time and enable time are defined as the interval between application of the logic signal to SHDN and the point at which the supply current has reached half its final value.

SLOS254B - JUNE 1999 - REVISED NOVEMBER 1999

#### electrical characteristics at specified free-air temperature, V<sub>DD</sub> = 12 V (unless otherwise noted)

	PARAMETER	TEST CO	NDITIONS	T <sub>A</sub> †	MIN	TYP	MAX	UNIT
			TLC080/1/2/3	25°C		60	1000	
			112080/1/2/3	Full range			1500	
			TI 0000 /4 /0 /0 A	25°C		20	750	
	lanut offect veltore	V <sub>DD</sub> = 12 V	TLC080/1/2/3A	Full range			1000	
VIO	Input offset voltage	V <sub>IC</sub> = 6,	TLC084/5	25°C		390	1900	μV
		$V_0 = 6$ ,		Full range			3000	
		$R_S = 50 \Omega$	TI 0004/54	25°C		390	1400	
			TLC084/5A	Full range			2000	
αVIO	Temperature coefficient of input offset voltage					1.2		μV/°C
				25°C		1.5	50	
I <sub>IO</sub>	Input offset current		TLC08xC				100	pА
		V <sub>DD</sub> = 12 V V <sub>IC</sub> = 6,	TLC08xI	Full range			700	
		$V_0 = 6$ ,		25°C 2	50			
I <sub>IB</sub>	Input bias current	$R_S = 50 \Omega$	TLC08xC			-	100	рА
1.5			TLC08xI	Full range			700	
VICR	Common-mode input voltage range	CMRR > 70 dB	R <sub>S</sub> = 50 Ω	25°C	0 to 10.5			V
		CMRR > 52 dB	R <sub>S</sub> = 50 Ω	Full range	0 to 10.5			V
		V <sub>IC</sub> = 6 V	I <sub>OH</sub> = -1 mA	25°C	11.1	11.2		V
				Full range	11			
			Jan. 20 mA	25°C	10.8	11		
			$I_{OH} = -20 \text{ mA}$	Full range	10.7			
Vон	High-level output voltage		I <sub>OH</sub> = -35 mA	25°C	10.6	10.7		
				Full range	10.3			
				25°C	10.3	10.5		
			$I_{OH} = -50 \text{ mA}$	–40°C to 85°C	10.2			
			lo. – 1 mA	25°C		0.17	0.25	
			I <sub>OL</sub> = 1 mA	Full range			0.35	
			lo: - 20 m/	25°C		0.35	0.45	
			$I_{OL} = 20 \text{ mA}$	Full range			0.5	
VOL	Low-level output voltage	V <sub>IC</sub> = 6 V	le 25 mΛ	25°C		0.4	0.52	V
			I <sub>OL</sub> = 35 mA	Full range			0.6	
				25°C		0.45	0.6	
			$I_{OL} = 50 \text{ mA}$	–40°C to 85°C			0.65	
loo	Short circuit quitaut quiront	Sourcing		25°C		150		m A
los	Short-circuit output current	Sinking		25°C		150		mA
lo.	Output current	V <sub>OH</sub> = 1.5 V from po	ositive rail	25°C		57		m A
Ю	Output current	V <sub>OL</sub> = 0.5 V from negative rail		25°C	_	55		mA

<sup>†</sup> Full range is 0°C to 70°C for C suffix and –40°C to 125°C for I suffix. If not specified, full range is –40°C to 125°C.



SLOS254B – JUNE 1999 – REVISED NOVEMBER 1999

### electrical characteristics at specified free-air temperature, $V_{DD}$ = 12 V (unless otherwise noted) (continued)

	PARAMETER	TEST CONI	DITIONS	T <sub>A</sub> †	MIN	TYP	MAX	UNIT
Λ.σ.	Large-signal differential voltage	Vo (DD) = 9 V	D 401-0	25°C	120	140		dB
AVD	amplification	V <sub>O</sub> (PP) = 8 V,	$R_L = 10 \text{ k}\Omega$	Full range	120			иь
r <sub>i(d)</sub>	Differential input resistance			25°C		1000		GΩ
C <sub>IC</sub>	Common-mode input capacitance	f = 10 kHz		25°C		21.6		pF
z <sub>0</sub>	Closed-loop output impedance	f = 10 kHz,	A <sub>V</sub> = 10	25°C		0.25		Ω
CMRR	Common-mode rejection ratio	$V_{IC}$ = 0 to 10 V, $R_S$ = 50 $\Omega$	25°C	100	140		dB	
			NS = 50 22	Full range	100			l ub
ke -	Supply voltage rejection ratio	$V_{DD} = 4.5 \text{ V to } 16 \text{ V},$	V <sub>IC</sub> = V <sub>DD</sub> /2,	25°C	95	130		dB
ksvr	(ΔV <sub>DD</sub> /ΔV <sub>IO</sub> )	No load		Full range	95			иь
I==	Supply current	V <sub>O</sub> = 7.5 V,	No load	25°C		1.9	2.9	mA
IDD	(per channel)	VO = 7.5 V,	No load	Full range			3.5	IIIA
V <sub>(ON)</sub>	Turnon voltage level	Relative to GND		25°C		1.39		V
V(OFF)	Turnoff voltage level	Relative to GND		25°C		1.38		V
	Supply current in shutdown mode (TLC080, TLC083,	SHDN ≤ 1.45 V		25°C		125	200	μΑ
IDD(SHDN)	TLC085) (per channel)	3⊓UN ≥ 1.45 V		Full range			250	μΛ

<sup>†</sup> Full range is 0°C to 70°C for C suffix and -40°C to 125°C for I suffix. If not specified, full range is -40°C to 125°C.

#### operating characteristics at specified free-air temperature, V<sub>DD</sub> = 12 V (unless otherwise noted)

	PARAMETER	TEST CONDITIONS		T <sub>A</sub> †	MIN	TYP	MAX	UNIT
SR+	Positive slew rate at unity gain	$V_{O(PP)} = 2 V$ , $R_L = 10 \text{ k}\Omega$	C <sub>L</sub> = 50 pF,	25°C	10	16		V/μs
				Full range	9.5			
SR-	Negative slew rate at unity gain	$V_{O(PP)} = 2 \text{ V},$ $R_L = 10 \text{ k}\Omega$	C <sub>L</sub> = 50 pF,	25°C	12.5	19		V/μs
				Full range	10			
Vn	Equivalent input noise voltage	f = 100 Hz		25°C		14		nV/√ <del>Hz</del>
		f = 1 kHz		25°C		8.5		11 0 / 11 12
In	Equivalent input noise current	f = 1 kHz		25°C	0.6		fA/√Hz	
THD + N	Total harmonic distortion plus noise	$V_{O(PP)} = 8 \text{ V},$ $R_{L} = 10 \text{ k}\Omega$ and 250 $\Omega$ , $f = 1 \text{ kHz}$	A <sub>V</sub> = 1			0.002%		
			A <sub>V</sub> = 10	25°C		0.005%		
			A <sub>V</sub> = 100			0.022%		
t(on)	Amplifier turnon time‡	D. 40 kg		25°C		0.47		μs
t(off)	Amplifier turnoff time‡	R <sub>L</sub> = 10 kΩ		25°C		2.5		μs
	Gain-bandwidth product	f = 10 kHz,	$R_L = 10 \text{ k}\Omega$	25°C		10		MHz
t <sub>S</sub>	Settling time	$V(STEP)PP = 1 \ V,$ $AV = -1,$ $C_L = 10 \ pF,$ $R_L = 10 \ k\Omega$	0.1%	- 25°C		0.17		μs
			0.01%			0.22		
		$V(STEP)PP = 1 V, \\ AV = -1, \\ C_L = 47 pF, \\ R_L = 10 k\Omega$	0.1%			0.17		
			0.01%			0.29		
φm	Phase margin	$R_L = 10 \text{ k}\Omega$ ,	$C_L = 50 pF$	25°C		37°		
		$R_L = 10 \text{ k}\Omega$ ,	C <sub>L</sub> = 0 pF	250		42°		
	Gain margin	$R_L = 10 \text{ k}\Omega$ ,	C <sub>L</sub> = 50 pF	25°C		3.1		dB
		$R_L = 10 \text{ k}\Omega$ ,	C <sub>L</sub> = 0 pF	] 230		4		

Full range is 0°C to 70°C for C suffix and -40°C to 125°C for I suffix. If not specified, full range is -40°C to 125°C.

<sup>‡</sup> Disable time and enable time are defined as the interval between application of the logic signal to SHDN and the point at which the supply current has reached half its final value.


SLOS254B – JUNE 1999 – REVISED NOVEMBER 1999

#### **TYPICAL CHARACTERISTICS**

#### **Table of Graphs**


			FIGURE
VIO	Input offset voltage	vs Common-mode input voltage	1, 2
IIO	Input offset current	vs Free-air temperature	3, 4
I <sub>IB</sub>	Input bias current	vs Free-air temperature	3, 4
VOH	High-level output voltage	vs High-level output current	5, 7
VOL	Low-level output voltage	vs Low-level output current	6, 8
Z <sub>o</sub>	Output impedance	vs Frequency	9
I <sub>DD</sub>	Supply current	vs Supply voltage	10
PSRR	Power supply rejection ratio	vs Frequency	11
CMRR	Common-mode rejection ratio	vs Frequency	12
Vn	Equivalent input noise voltage	vs Frequency	13
VO(PP)	Peak-to-peak output voltage	vs Frequency	14, 15
	Crosstalk	vs Frequency	16
	Differential voltage gain	vs Frequency	17, 18
	Phase	vs Frequency	17, 18
φm	Phase margin	vs Load capacitance	19, 20
	Gain margin	vs Load capacitance	21, 22
	Gain-bandwidth product	vs Supply voltage	23
SR	Slew rate	vs Supply voltage vs Free-air temperature	24 25, 26
TUD 11	Total barrensis distantian also saisa	vs Frequency	27, 28
THD + N	Total harmonic distortion plus noise	vs Peak-to-peak output voltage	29, 30
	Large-signal follower pulse response	vs Time	31, 32
	Small-signal follower pulse response	vs Time	33
	Large-signal inverting pulse response	vs Time	34, 35
	Small-signal inverting pulse response	vs Time	36
	Shutdown forward isolation	vs Frequency	37, 38
	Shutdown reverse isolation	vs Frequency	39, 40
	Shutdown august aureant	vs Supply voltage	41
	Shutdown supply current	vs Free-air temperature	42
	Shutdown pulse	43, 44	

SLOS254B - JUNE 1999 - REVISED NOVEMBER 1999







SLOS254B - JUNE 1999 - REVISED NOVEMBER 1999








SLOS254B - JUNE 1999 - REVISED NOVEMBER 1999






















SLOS254B - JUNE 1999 - REVISED NOVEMBER 1999







SLOS254B – JUNE 1999 – REVISED NOVEMBER 1999

#### TYPICAL CHARACTERISTICS









**SMALL SIGNAL INVERTING** 













SHUTDOWN REVERSE **ISOLATION** 




SHUTDOWN REVERSE **ISOLATION** 









SHUTDOWN SUPPLY CURRENT



SLOS254B - JUNE 1999 - REVISED NOVEMBER 1999

#### **TYPICAL CHARACTERISTICS**





#### PARAMETER MEASUREMENT INFORMATION





Figure 45

#### **APPLICATION INFORMATION**

#### input offset voltage null circuit

The TLC080 and TLC081 has an input offset nulling function. Refer to Figure 46 for the diagram.



NOTE A: If R1 = 5.6 k $\Omega$  for offset voltage adjustment of  $\pm 10$  mV. If R1 = 20 k $\Omega$  for offset voltage adjustment of  $\pm 3$  mV.

Figure 46. Input Offset Voltage Null Circuit



SLOS254B - JUNE 1999 - REVISED NOVEMBER 1999

#### **APPLICATION INFORMATION**

#### driving a capacitive load

When the amplifier is configured in this manner, capacitive loading directly on the output will decrease the device's phase margin leading to high frequency ringing or oscillations. Therefore, for capacitive loads of greater than 10 pF, it is recommended that a resistor be placed in series ( $R_{NULL}$ ) with the output of the amplifier, as shown in Figure 47. A minimum value of 20  $\Omega$  should work well for most applications.




Figure 47. Driving a Capacitive Load

#### offset voltage

The output offset voltage,  $(V_{OO})$  is the sum of the input offset voltage  $(V_{IO})$  and both input bias currents  $(I_{IB})$  times the corresponding gains. The following schematic and formula can be used to calculate the output offset voltage:




Figure 48. Output Offset Voltage Model

SLOS254B - JUNE 1999 - REVISED NOVEMBER 1999

#### **APPLICATION INFORMATION**

#### high speed CMOS input amplifiers

The TLC08x is a family of high-speed low-noise CMOS input operational amplifiers and has an input capacitance of the order of 20 pF. Any resistor used in the feedback path adds a pole in the transfer function equivalent to the input capacitance multiplied by the combination of source resistance and feedback resistance. For example, a gain of –10, source resistance of 1 k $\Omega$  and a feedback resistance of 10 k $\Omega$  adds an additional pole at approximately 8 MHz. This is more apparent with CMOS amplifiers than bipolar amplifiers due to their greater input capacitance.


This is of little consequence on slower CMOS amplifiers, as this pole normally occurs at frequencies above their unity-gain bandwidth. However, the TLC08x with its 10-MHz bandwidth means that this pole normally occurs at frequencies where there is on the order of 5dB gain left and the phase shift adds considerably.

The effect of this pole is the strongest with large feedback resistances at small closed loop gains. As the feedback resistance is increased, the gain peaking increases at a lower frequency and the 180° phase shift crossover point also moves down in frequency, decreasing the phase margin.

For the TLC08x, the maximum feedback resistor recommended is  $5 \text{ k}\Omega$ , larger resistances can be used but a capacitor in parallel with the feedback resistor is recommended to counter the effects of the input capacitance pole.

The TLC083 with a 1-V step response has an 80% overshoot with a natural frequency of 3.5 MHz when configured as a unity gain buffer and with a  $10-k\Omega$  feedback resistor. By adding a 10-pF capacitor in parallel with the feedback resistor, the overshoot is reduced to 40% and eliminates the natural frequency, resulting in a much faster settling time (see Figure 49). The 10-pF capacitor was chosen for convenience only.

Load capacitance had little effect on these measurements due to the excellent output drive capability of the TLC08x.






Figure 49. 1-V Step Response

SLOS254B - JUNE 1999 - REVISED NOVEMBER 1999

#### **APPLICATION INFORMATION**

#### general configurations

When receiving low-level signals, limiting the bandwidth of the incoming signals into the system is often required. The simplest way to accomplish this is to place an RC filter at the noninverting terminal of the amplifer (see Figure 50).




Figure 50. Single-Pole Low-Pass Filter

If even more attenuation is needed, a multiple pole filter is required. The Sallen-Key filter can be used for this task. For best results, the amplifier should have a bandwidth that is 8 to 10 times the filter frequency bandwidth. Failure to do this can result in phase shift of the amplifier.




Figure 51. 2-Pole Low-Pass Sallen-Key Filter

SLOS254B - JUNE 1999 - REVISED NOVEMBER 1999

#### **APPLICATION INFORMATION**

#### shutdown function

Three members of the TLC08x family (TLC080/3/5) have a shutdown terminal ( $\overline{SHDN}$ ) for conserving battery life in portable applications. When the shutdown terminal is tied low, the supply current is reduced to 16 nA/channel, the amplifier is disabled, and the outputs are placed in a high-impedance mode. To enable the amplifier, the shutdown terminal can either be left floating or pulled high. When the shutdown terminal is left floating, care should be taken to ensure that parasitic leakage current at the shutdown terminal does not inadvertently place the operational amplifier into shutdown. The shutdown terminal threshold is always referenced to  $V_{DD}/2$ . Therefore, when operating the device with split supply voltages (e.g.  $\pm 2.5$  V), the shutdown terminal needs to be pulled to  $V_{DD}-$  (not GND) to disable the operational amplifier.

The amplifier's output with a shutdown pulse is shown in Figures 43 and 44. The amplifier is powered with a single 5-V supply and is configured as noninverting with a gain of 5. The amplifier turnon and turnoff times are measured from the 50% point of the shutdown pulse to the 50% point of the output waveform. The times for the single, dual, and guad are listed in the data tables.

Figures 37, 38, 39, and 40 show the amplifier's forward and reverse isolation in shutdown. The operational amplifier is configured as a voltage follower ( $A_V = 1$ ). The isolation performance is plotted across frequency using 0.1  $V_{PP}$ , 2.5  $V_{PP}$ , and 5  $V_{PP}$  input signals at  $\pm 2.5$  V supplies and 0.1  $V_{PP}$ , 8  $V_{PP}$ , and 12  $V_{PP}$  input signals at  $\pm 6$  V supplies.

#### circuit layout considerations

To achieve the levels of high performance of the TLC08x, follow proper printed-circuit board design techniques. A general set of guidelines is given in the following.

- Ground planes It is highly recommended that a ground plane be used on the board to provide all
  components with a low inductive ground connection. However, in the areas of the amplifier inputs and
  output, the ground plane can be removed to minimize the stray capacitance.
- Proper power supply decoupling Use a 6.8-μF tantalum capacitor in parallel with a 0.1-μF ceramic capacitor on each supply terminal. It may be possible to share the tantalum among several amplifiers depending on the application, but a 0.1-μF ceramic capacitor should always be used on the supply terminal of every amplifier. In addition, the 0.1-μF capacitor should be placed as close as possible to the supply terminal. As this distance increases, the inductance in the connecting trace makes the capacitor less effective. The designer should strive for distances of less than 0.1 inches between the device power terminals and the ceramic capacitors.
- Sockets Sockets can be used but are not recommended. The additional lead inductance in the socket pins
  will often lead to stability problems. Surface-mount packages soldered directly to the printed-circuit board
  is the best implementation.
- Short trace runs/compact part placements Optimum high performance is achieved when stray series
  inductance has been minimized. To realize this, the circuit layout should be made as compact as possible,
  thereby minimizing the length of all trace runs. Particular attention should be paid to the inverting input of
  the amplifier. Its length should be kept as short as possible. This will help to minimize stray capacitance at
  the input of the amplifier.
- Surface-mount passive components Using surface-mount passive components is recommended for high
  performance amplifier circuits for several reasons. First, because of the extremely low lead inductance of
  surface-mount components, the problem with stray series inductance is greatly reduced. Second, the small
  size of surface-mount components naturally leads to a more compact layout thereby minimizing both stray
  inductance and capacitance. If leaded components are used, it is recommended that the lead lengths be
  kept as short as possible.



SLOS254B – JUNE 1999 – REVISED NOVEMBER 1999


#### **APPLICATION INFORMATION**

#### general PowerPAD™ design considerations

The TLC08x is available in a thermally-enhanced PowerPAD family of packages. These packages are constructed using a downset leadframe upon which the die is mounted [see Figure 52(a) and Figure 52(b)]. This arrangement results in the lead frame being exposed as a thermal pad on the underside of the package [see Figure 52(c)]. Because this thermal pad has direct thermal contact with the die, excellent thermal performance can be achieved by providing a good thermal path away from the thermal pad.

The PowerPAD package allows for both assembly and thermal management in one manufacturing operation. During the surface-mount solder operation (when the leads are being soldered), the thermal pad can also be soldered to a copper area underneath the package. Through the use of thermal paths within this copper area, heat can be conducted away from the package into either a ground plane or other heat dissipating device.

The PowerPAD package represents a breakthrough in combining the small area and ease of assembly of surface mount with the, heretofore, awkward mechanical methods of heatsinking.



NOTE B: The thermal pad is electrically isolated from all terminals in the package.

Figure 52. Views of Thermally Enhanced DGN Package

Thermal Pad Area

Although there are many ways to properly heatsink the PowerPAD package, the following steps illustrate the recommended approach.

# Single or Dual 68 mils x 70 mils) with 5 vias (Via diameter = 13 mils) (Via diameter = 13 mils)

Figure 53. PowerPAD PCB Etch and Via Pattern

PowerPAD is a trademark of Texas Instruments Incorporated.



SLOS254B - JUNE 1999 - REVISED NOVEMBER 1999

#### **APPLICATION INFORMATION**

#### general PowerPAD design considerations (continued)

- 1. Prepare the PCB with a top side etch pattern as shown in Figure 53. There should be etch for the leads as well as etch for the thermal pad.
- 2. Place five holes (dual) or nine holes (quad) in the area of the thermal pad. These holes should be 13 mils in diameter. Keep them small so that solder wicking through the holes is not a problem during reflow.
- 3. Additional vias may be placed anywhere along the thermal plane outside of the thermal pad area. This helps dissipate the heat generated by the TLC08x IC. These additional vias may be larger than the 13-mil diameter vias directly under the thermal pad. They can be larger because they are not in the thermal pad area to be soldered so that wicking is not a problem.
- 4. Connect all holes to the internal ground plane.
- 5. When connecting these holes to the ground plane, **do not** use the typical web or spoke via connection methodology. Web connections have a high thermal resistance connection that is useful for slowing the heat transfer during soldering operations. This makes the soldering of vias that have plane connections easier. In this application, however, low thermal resistance is desired for the most efficient heat transfer. Therefore, the holes under the TLC08x PowerPAD package should make their connection to the internal ground plane with a complete connection around the entire circumference of the plated-through hole.
- 6. The top-side solder mask should leave the terminals of the package and the thermal pad area with its five holes (dual) or nine holes (quad) exposed. The bottom-side solder mask should cover the five or nine holes of the thermal pad area. This prevents solder from being pulled away from the thermal pad area during the reflow process.
- 7. Apply solder paste to the exposed thermal pad area and all of the IC terminals.
- 8. With these preparatory steps in place, the TLC08x IC is simply placed in position and run through the solder reflow operation as any standard surface-mount component. This results in a part that is properly installed.

For a given  $\theta_{JA}$ , the maximum power dissipation is shown in Figure 54 and is calculated by the following formula:

 $P_{D} = \left(\frac{T_{MAX}^{-T}A}{\theta_{JA}}\right)$ 

Where:

P<sub>D</sub> = Maximum power dissipation of TLC08x IC (watts)

T<sub>MAX</sub> = Absolute maximum junction temperature (150°C)

 $T_A$  = Free-ambient air temperature (°C)

 $\theta_{JA} = \theta_{JC} + \theta_{CA}$ 

 $\theta_{JC}$  = Thermal coefficient from junction to case


 $\theta_{CA}$  = Thermal coefficient from case to ambient air (°C/W)

SLOS254B - JUNE 1999 - REVISED NOVEMBER 1999

#### **APPLICATION INFORMATION**

#### general PowerPAD design considerations (continued)

### **MAXIMUM POWER DISSIPATION** FREE-AIR TEMPERATURE



NOTE A: Results are with no air flow and using JEDEC Standard Low-K test PCB.

Figure 54. Maximum Power Dissipation vs Free-Air Temperature

The next consideration is the package constraints. The two sources of heat within an amplifier are quiescent power and output power. The designer should never forget about the quiescent heat generated within the device, especially muti-amplifier devices. Because these devices have linear output stages (Class A-B), most of the heat dissipation is at low output voltages with high output currents.

The other key factor when dealing with power dissipation is how the devices are mounted on the PCB. The PowerPAD devices are extremely useful for heat dissipation. But, the device should always be soldered to a copper plane to fully use the heat dissipation properties of the PowerPAD. The SOIC package, on the other hand, is highly dependent on how it is mounted on the PCB. As more trace and copper area is placed around the device,  $\theta_{JA}$  decreases and the heat dissipation capability increases. The currents and voltages shown in these graphs are for the total package. For the dual or quad amplifier packages, the sum of the RMS output currents and voltages should be used to choose the proper package.

SLOS254B - JUNE 1999 - REVISED NOVEMBER 1999

#### **APPLICATION INFORMATION**

#### macromodel information

Macromodel information provided was derived using Microsim  $Parts^{TM}$ , the model generation software used with Microsim  $PSpice^{TM}$ . The Boyle macromodel (see Note 1) and subcircuit in Figure 55 are generated using the TLC08x typical electrical and operating characteristics at  $T_A = 25^{\circ}C$ . Using this information, output simulations of the following key parameters can be generated to a tolerance of 20% (in most cases):

- Maximum positive output voltage swing
- Maximum negative output voltage swing
- Slew rate
- Quiescent power dissipation
- Input bias current
- Open-loop voltage amplification

- Unity-gain frequency
- Common-mode rejection ratio
- Phase margin
- DC output resistance
- AC output resistance
- Short-circuit output current limit


NOTE 1: G. R. Boyle, B. M. Cohn, D. O. Pederson, and J. E. Solomon, "Macromodeling of Integrated Circuit Operational Amplifiers," *IEEE Journal of Solid-State Circuits*, SC-9, 353 (1974).

PSpice and Parts are trademarks of MicroSim Corporation.



SLOS254B - JUNE 1999 - REVISED NOVEMBER 1999

#### **APPLICATION INFORMATION**



```
* TLC08X operational amplifier "macromodel" subcircuit
 created using Parts release 8.0 on 07/02/99 at 13:14
 Parts is a MicroSim product.
 connections: non-inverting input
                     inverting input
                        positive power supply
                          negative power supply
                            output
.subckt TLC08X 12345
     11 12 4.6015E-12
      6 7 8.0000E-12
 cee 10 99 993.10E-15
 dc 5 53 dy
de 54 5 dy
 dlp
     90 91 dx
 dln 92 90 dx
      4 3 dx
 egnd 90 0 poly(2) (3,0) (4,0) 0 .5 .5
fb 7 99 poly(5) vb vc ve vlp vln 0 13.984E6 –1E3 1E3
+14E6 –14E6
 ga 6 0 11 12 402.12E-6
gcm 0 6 10 99 1.5735E-6
```

```
iee 10 4 dc 130.40E-6
ioff 0 6 dc 1.235E-6
 oli 0 6 dc 1.235E-6
hlim 90 0 vlim 1K
q1 11 213 qx1
q2 12 1 14 qx2
r2 6 9 100.00E3
rc1 3 11 2.4868E3
  rc2
          3 12 2.4868E3
  re1
          13 10 2.0901E3
14 10 2.0901E3
  re2
          10 99 1.5337E6
  ree
  ro1
           8 5 10
          7 99 10
  ro2
          3 4 3.0495E3
9 0 dc 0
  rp
vb
  VC
          3 53 dc 1.5537
  ve 54 4 dc .84373
vlim 7 8 dc 0
vlp 91 0 dc 117.60
vln 0 92 dc 117.60

.model dx D(Is=800.00E–18)

.model dy D(Is=800.00E–18 Rs=1m Cjo=10p)

.model qx1 NPN(Is=800.00E–18 Bf=407.50E6)
.model qx2 NPN(Is=800.0000E-18 Bf=407.50E6)
.ends
```

Figure 55. Boyle Macromodel and Subcircuit


SLOS254B - JUNE 1999 - REVISED NOVEMBER 1999

#### **MECHANICAL DATA**

#### D (R-PDSO-G\*\*)

#### PLASTIC SMALL-OUTLINE PACKAGE

#### 14 PIN SHOWN



NOTES: B. All linear dimensions are in inches (millimeters).

C. This drawing is subject to change without notice.

D. Body dimensions do not include mold flash or protrusion, not to exceed 0.006 (0,15).


E. Falls within JEDEC MS-012

SLOS254B - JUNE 1999 - REVISED NOVEMBER 1999

#### **MECHANICAL INFORMATION**

#### DGN (S-PDSO-G8)

#### PowerPAD™ PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions include mold flash or protrusions.
- D. The package thermal performance may be enhanced by attaching an external heat sink to the thermal pad. This pad is electrically and thermally connected to the backside of the die and possibly selected leads.
- E. Falls within JEDEC MO-187

PowerPAD is a trademark of Texas Instruments Incorporated.




SLOS254B - JUNE 1999 - REVISED NOVEMBER 1999

#### **MECHANICAL INFORMATION**

#### DGQ (S-PDSO-G10)

#### PowerPAD™ PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion.
- D. The package thermal performance may be enhanced by bonding the thermal pad to an external thermal plane. This pad is electrically and thermally connected to the backside of the die and possibly selected leads.

PowerPAD is a trademark of Texas Instruments Incorporated.




SLOS254B - JUNE 1999 - REVISED NOVEMBER 1999

#### **MECHANICAL INFORMATION**

#### N (R-PDIP-T\*\*)

#### PLASTIC DUAL-IN-LINE PACKAGE

#### 16 PIN SHOWN



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.


C. Falls within JEDEC MS-001 (20 pin package is shorter then MS-001.)

SLOS254B - JUNE 1999 - REVISED NOVEMBER 1999

#### **MECHANICAL INFORMATION**

#### P (R-PDIP-T8)

#### PLASTIC DUAL-IN-LINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

C. Falls within JEDEC MS-001


SLOS254B - JUNE 1999 - REVISED NOVEMBER 1999

#### **MECHANICAL INFORMATION**

#### PWP (R-PDSO-G\*\*)

#### PowerPAD™ PLASTIC SMALL-OUTLINE

**20 PINS SHOWN** 



- NOTES: A. All linear dimensions are in millimeters.
  - B. This drawing is subject to change without notice.
  - C. Body dimensions do not include mold flash or protrusions.
  - D. The package thermal performance may be enhanced by bonding the thermal pad to an external thermal plane. This pad is electrically and thermally connected to the backside of the die and possibly selected leads.
  - E. Falls within JEDEC MO-153

#### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1999, Texas Instruments Incorporated