
SLOS157A - JUNE1996 - REVISED JANUARY 1997

- Output Swing Includes Both Supply Rails
- Low Noise . . . 19 nV/ $\sqrt{\text{Hz}}$  Typ at f = 1 kHz
- Low Input Bias Current . . . 1 pA Typ
- Fully Specified for Single-Supply 3-V and 5-V Operation
- Very Low Power . . . 110 μA Typ
- Common-Mode Input Voltage Range Includes Negative Rail
- Wide Supply Voltage Range 2.7 V to 10 V
- Macromodel Included



#### description

The TLV2221 is a single operational amplifier manufactured using the Texas Instruments Advanced LinCMOS<sup>TM</sup> process. This device is optimized and fully specified for single-supply 3-V and 5-V operation. For this low-voltage operation combined with micropower dissipation levels, the input noise voltage performance has been dramatically improved using optimized design techniques for CMOS-type amplifiers. Another added benefit is that this amplifier exhibits rail-to-rail output swing. The output dynamic range can be extended using the TLV2221 with loads referenced midway between the rails. The common-mode input voltage range is wider than typical standard CMOS-type amplifiers. To take advantage of this improvement in performance and to make this device available for a wider range of applications,  $V_{ICR}$  is specified with a larger maximum input offset voltage test limit of  $\pm$  5 mV, allowing a minimum of 0-V to 2-V common-mode input voltage range for a 3-V power supply.

#### **AVAILABLE OPTIONS**

т.	V <sub>IO</sub> max AT 25°C	PACKAGED DEVICES	SYMBOL	CHIP FORM
T <sub>A</sub>	VIOIIIAX AT 25 C	SOT-23 (DBV) <sup>†</sup>	STIVIBOL	(Y)
0°C to 70°C	3 mV	TLV2221CDBV	VADC	TI V2221Y
-40°C to 85°C	3 mV	TLV2221IDBV	VADI	

<sup>†</sup> The DBV package available in tape and reel only.

The Advanced LinCMOS process uses a silicon-gate technology to obtain input offset voltage stability with temperature and time that far exceeds that obtainable using metal-gate technology. This technology also makes possible input impedance levels that meet or exceed levels offered by top-gate JFET and expensive dielectric-isolated devices.

The TLV2221, exhibiting high input impedance and low noise, is excellent for small-signal conditioning for high-impedance sources such as piezoelectric transducers. Because of the low power dissipation levels combined with 3-V operation, this device works well in hand-held monitoring and remote-sensing applications. In addition, the rail-to-rail output feature with single or split power supplies makes this device an excellent choice when interfacing directly to analog-to-digital converters (ADCs). All of these features combined with its temperature performance make the TLV2221 ideal for remote pressure sensors, temperature control, active voltage-resistive (VR) sensors, accelerometers, hand-held metering devices, and many other applications.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Advanced LinCMOS is a trademark of Texas Instruments Incorporated.



SLOS157A - JUNE1996 - REVISED JANUARY 1997


#### description (continued)

The device inputs and outputs are designed to withstand a 100-mA surge current without sustaining latch-up. In addition, internal ESD-protection circuits prevent functional failures up to 2000 V as tested under MIL-PRF-38535; however, care should be exercised when handling these devices as exposure to ESD may result in degradation of the device parametric performance. Additional care should be exercised to prevent  $V_{DD+}$  supply-line transients under powered conditions. Transients of greater than 20 V can trigger the ESD-protection structure, inducing a low-impedance path to  $V_{DD-}/GND$ . Should this condition occur, the sustained current supplied to the device must be limited to 100 mA or less. Failure to do so could result in a latched condition and device failure.




#### **TLV2221Y chip information**

This chip, when properly assembled, displays characteristics similar to the TLV2221C. Thermal compression or ultrasonic bonding may be used on the doped-aluminum bonding pads. This chip may be mounted with conductive epoxy or a gold-silicon preform.



Template Release Date: /-11-94



SLOS157A - JUNE 1996 - REVISED JANUARY 1997

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage, V <sub>DD</sub> (see Note 1)	12 V
Differential input voltage, V <sub>ID</sub> (see Note 2)	
Input voltage range, V <sub>I</sub> (any input, see Note 1)	
Input current, I <sub>I</sub> (each input)	±5 mA
Output current, I <sub>O</sub>	±50 mA
Total current into V <sub>DD+</sub>	±50 mA
Total current out of V <sub>DD</sub>	±50 mA
Duration of short-circuit current (at or below) 25°C (see Note 3)	unlimited
Continuous total power dissipation	. See Dissipation Rating Table
Operating free-air temperature range, T <sub>A</sub> : TLV2221C	
TLV2221I	–40°C to 85°C
Storage temperature range, T <sub>stq</sub>	–65°C to 150°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds: DBV package	

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. All voltage values, except differential voltages, are with respect to V<sub>DD</sub> \_.

- 2. Differential voltages are at the noninverting input with respect to the inverting input. Excessive current flows when input is brought below VDD = -0.3 V.
- 3. The output can be shorted to either supply. Temperature and/or supply voltages must be limited to ensure that the maximum dissipation rating is not exceeded.

#### **DISSIPATION RATING TABLE**

PACKAGE	$T_{\mbox{A}} \le 25^{\circ}\mbox{C}$ Power rating	DERATING FACTOR ABOVE T <sub>A</sub> = 25°C	T <sub>A</sub> = 70°C POWER RATING	T <sub>A</sub> = 85°C POWER RATING
DBV	150 mW	1.2 mW/°C	96 mW	78 mW

#### recommended operating conditions

	TLV2221C		ΤL	UNIT	
	MIN	MAX	MIN MAX		UNIT
Supply voltage, V <sub>DD</sub> (see Note 1)	2.7	10	2.7	10	V
Input voltage range, V <sub>I</sub>	V <sub>DD</sub> -	V <sub>DD+</sub> −1.3	V <sub>DD</sub> -	V <sub>DD+</sub> -1.3	V
Common-mode input voltage, V <sub>IC</sub>	$V_{DD-}$	V <sub>DD+</sub> -1.3	V <sub>DD</sub> -	V <sub>DD+</sub> -1.3	V
Operating free-air temperature, TA	0	70	-40	85	°C

NOTE 1: All voltage values, except differential voltages, are with respect to V<sub>DD</sub>\_.



SLOS157A - JUNE 1996 - REVISED JANUARY 1997

### electrical characteristics at specified free-air temperature, V<sub>DD</sub> = 3 V (unless otherwise noted)

	DADAMETED	TEST COM	IDITIONS	T. +	Т	LV22210	;	T	LV2221		
	PARAMETER	TEST CON	פאטוויטו	T <sub>A</sub> †	MIN	TYP	MAX	MIN	TYP	MAX	UNIT
V <sub>IO</sub>	Input offset voltage					0.62	3		0.62	3	mV
αVIO	Temperature coefficient of input offset voltage			Full range		1			1		μV/°C
	Input offset voltage long-term drift (see Note 4)	$V_{DD\pm} = \pm 1.5 \text{ V},$ $V_{O} = 0,$	$V_{IC} = 0$ , R <sub>S</sub> = 50 $\Omega$	25°C		0.003			0.003		μV/mo
lio	Input offset current			25°C		0.5			0.5		pА
10	<u>'</u>			Full range			150			150	<u> </u>
I <sub>IB</sub>	Input bias current			25°C		1			1		pА
10	<u>'</u>			Full range			150			150	
Common-mode input	Po - 50 O	1\/101 < 5 m\/	25°C	0 to 2	-0.3 to 2.2		0 to 2	-0.3 to 2.2		V	
VICR	VICR voltage range		$ V_{IO}  \le 5 \text{ mV}$	Full range	0 to 1.7			0 to 1.7			V
High-level output	I <sub>OH</sub> = -100 μA		25°C		2.97			2.97			
			25°C		2.88			2.88		V	
	voltage	I <sub>OH</sub> = -400 μA		Full range	2.5			2.5			
		V <sub>IC</sub> = 1.5 V,	I <sub>OL</sub> = 50 μA	25°C		15			15		
VOL	Low-level output voltage	V:= 4 5 V	lo: - 500 uA	25°C		150			150		mV
	voltage	$V_{IC} = 1.5 V,$	$I_{OL} = 500 \mu\text{A}$	Full range			500			500	
	Large-signal		p akot	25°C	2	3		2	3		V/mV
AVD	differential voltage	V <sub>IC</sub> = 1.5 V, V <sub>O</sub> = 1 V to 2 V	$R_L = 2 k\Omega^{\ddagger}$	Full range	1			1			
	amplification	10-11021	$R_L = 1 M\Omega^{\ddagger}$	25°C		250			250		
<sup>r</sup> id	Differential input resistance			25°C		1012			1012		Ω
r <sub>ic</sub>	Common-mode input resistance			25°C		1012			1012		Ω
<sup>C</sup> ic	Common-mode input capacitance	f = 10 kHz		25°C		6			6		pF
z <sub>O</sub>	Closed-loop output impedance	f = 10 kHz,	A <sub>V</sub> = 10	25°C		90			90		Ω
CMRR	Common-mode	$V_{IC} = 0 \text{ to } 1.7 \text{ V},$		25°C	70	82		70	82		dB
JIVIITA	rejection ratio	$V_0 = 1.5 V$ ,	$R_S = 50 \Omega$	Full range	65			65			ub_
ksvr	Supply voltage rejection ratio	$V_{DD} = 2.7 \text{ V to 8}$		25°C	80	95		80	95		dB
	$\frac{\langle \Delta V_{DD} / \Delta V_{IO} \rangle}{\langle \Delta V_{DD} / \Delta V_{IO} \rangle} V_{IC} = V_{DD}/2$	*IC = *DD/2,	No load Fu	Full range	80			80			
IDD	Supply current	V <sub>O</sub> = 1.5 V,	No load	25°C		100	150		100	150	μΑ
טט	- · FF://	<u> </u>		Full range			200			200	F., .

<sup>†</sup> Full range for the TLV2221C is 0°C to 70°C. Full range for the TLV2221I is – 40°C to 85°C.



<sup>‡</sup>Referenced to 1.5 V

NOTE 4: Typical values are based on the input offset voltage shift observed through 500 hours of operating life test at T<sub>A</sub> = 150°C extrapolated to T<sub>A</sub> = 25°C using the Arrhenius equation and assuming an activation energy of 0.96 eV.

## TLV2221, TLV2221Y Advanced LinCMOS™ RAIL-TO-RAIL VERY LOW-POWER SINGLE OPERATIONAL AMPLIFIERS SLOS157A – JUNE 1996 – REVISED JANUARY 1997

### operating characteristics at specified free-air temperature, $V_{DD} = 3 V$

	DADAMETED	TEST COMP.	ITIONS	_ +	Т	LV22210	;	7	ΓLV2221	ı	UNIT
	PARAMETER	TEST COND	IIIONS	T <sub>A</sub> †	MIN	TYP	MAX	MIN	TYP	MAX	UNII
	Slew rate at unity	V <sub>O</sub> = 1.1 V to 1.9 V,	p. akot	25°C	0.1	0.18		0.1	0.18		
SR	gain	$C_L = 100 \text{ pF}^{\ddagger}$	KL = 2 K12+,	Full range	0.05			0.05			V/μs
V	Equivalent input	f = 10 Hz		25°C		120			120		nV/√Hz
V <sub>n</sub>	noise voltage	f = 1 kHz		25°C		20			20		IIV/∀⊓Z
V <sub>N(PP)</sub>	Peak-to-peak equivalent input	f = 0.1 Hz to 1 Hz		25°C		680			680		mV
VN(PP)	noise voltage	f = 0.1 Hz to 10 Hz		25°C		860			860		111 V
In	Equivalent input noise current			25°C		0.6			0.6		fA/√ <del>Hz</del>
	Total harmonic distortion plus noise	$V_O = 1 \text{ V to 2 V},$ f = 20 kHz.	A <sub>V</sub> = 1	25°C		2.52%			2.52%		
THD+N		$R_L = 2 k\Omega^{\ddagger}$	A <sub>V</sub> = 10	25-0		7.01%			7.01%		
I UD+N		distortion plus noise $V_O = 1 \text{ V to 2 V}, f = 20 \text{ kHz}.$ $A_V = 1$	25°€		0.076%			0.076%			
		$R_L = 2 \text{ kHz},$ $R_L = 2 \text{ k}\Omega$	A <sub>V</sub> = 10	25°C		0.147%			0.147%		
	Gain-bandwidth product	f = 1 kHz, C <sub>L</sub> = 100 pF <sup>‡</sup>	$R_L = 2 k\Omega^{\ddagger}$ ,	25°C		480			480		kHz
ВОМ	Maximum output-swing bandwidth	$V_{O(PP)} = 1 \text{ V},$ $R_{L} = 2 \text{ k}\Omega^{\ddagger},$	A <sub>V</sub> = 1, C <sub>L</sub> = 100 pF‡	25°C		30			30		kHz
	Settling time	$A_V = -1$ , Step = 1 V to 2 V,	To 0.1%	25°C		4.5			4.5		μs
t <sub>S</sub>	Security unite	$R_L = 2 k\Omega^{\ddagger},$ $C_L = 100 pF^{\ddagger}$	To 0.01%	25°C		6.8			6.8		μs
φm	Phase margin at unity gain	$R_1 = 2 k\Omega^{\ddagger}$	C <sub>I</sub> = 100 pF <sup>‡</sup>	25°C		51°			51°	·	
	Gain margin	]	-	25°C		12			12		dB

<sup>†</sup>Full range is –40°C to 85°C.

<sup>‡</sup>Referenced to 1.5 V

<sup>§</sup> Referenced to 0 V

SLOS157A - JUNE 1996 - REVISED JANUARY 1997

### electrical characteristics at specified free-air temperature, V<sub>DD</sub> = 5 V (unless otherwise noted)

	DADAMETED	TEST CON	IDITIONS	T. +	Т	LV22210		TLV2221I			LINUT	
	PARAMETER	I EST CON	פאטוויטו	T <sub>A</sub> †	MIN	TYP	MAX	MIN	TYP	MAX	UNIT	
V <sub>IO</sub>	Input offset voltage					0.61	3		0.61	3	mV	
αVIO	Temperature coefficient of input offset voltage			Full range		1			1		μV/°C	
	Input offset voltage long-term drift (see Note 4)	$V_{DD\pm} = \pm 2.5 \text{ V},$ $V_{O} = 0,$	$V_{IC} = 0,$ R <sub>S</sub> = 50 $\Omega$	25°C		0.003			0.003		μV/mo	
lio	Input offset current			25°C		0.5			0.5		pА	
10	- Input oncot duriont	1	Fu				150			150	P/ \	
I <sub>IB</sub>	Input bias current					1			1		pА	
- ID				Full range			150			150		
VICR Common-mode input voltage range	Be - 50 O	1\/.a.l < 5 m\/	25°C	0 to 4	-0.3 to 4.2		0 to 4	-0.3 to 4.2		V		
	$R_S = 50 \Omega$ ,	V <sub>IO</sub>   ≤5 mV	Full range	0 to 3.5			0 to 3.5			V		
\/-··	High-level output	I <sub>OH</sub> = -500 μA		25°C	4.75	4.88		4.75	4.88		V	
VOH	voltage	$I_{OH} = -1 \text{ mA}$		25 0	4.5	4.76		4.5	4.76		V	
		$V_{IC} = 2.5 \text{ V},$	I <sub>OL</sub> = 50 μA	25°C		12			12			
VOL	Low-level output voltage	V <sub>IC</sub> = 2.5 V,	I <sub>OL</sub> = 500 μA	25°C		120			120		mV	
		V <sub>1</sub> C = 2.5 V,	-10[ = 300 μΑ	Full range			500			500		
	Large-signal	ignal V <sub>IC</sub> = 2.5 V,	R <sub>L</sub> = 2 kΩ <sup>‡</sup>	25°C	3	5		3	5			
AVD	differential voltage amplification	$V_0 = 1 \text{ V to 4 V}$		Full range	1			1			V/mV	
			$R_L = 1 M\Omega^{\ddagger}$	25°C		800			800			
<sup>r</sup> id	Differential input resistance			25°C		1012			1012		Ω	
r <sub>ic</sub>	Common-mode input resistance			25°C		1012			10 <sup>12</sup>		Ω	
c <sub>ic</sub>	Common-mode input capacitance	f = 10 kHz		25°C		6			6		pF	
z <sub>O</sub>	Closed-loop output impedance	f = 10 kHz,	A <sub>V</sub> = 10	25°C		70			70		Ω	
CMRR	Common-mode	$V_{IC} = 0 \text{ to } 2.7 \text{ V},$	V <sub>O</sub> = 1.5 V,	25°C	70	85		70	85		dB	
J	rejection ratio	$R_S = 50 \Omega$		Full range	65			65			45	
ksvr	Supply voltage rejection ratio	$V_{DD} = 4.4 \text{ V to 8}$ $V_{IC} = V_{DD}/2$ ,	V, No load	25°C	80	95		80	95		dB	
	(ΔV <sub>DD</sub> /ΔV <sub>IO</sub> )	*IC = *DD/2,	110 1000	Full range	80			80			<del>                                     </del>	
IDD	Supply current	V <sub>O</sub> = 2.5 V,	No load	25°C		110	150		110	150	μA	
	117		= 2.5 V, No load Full				200			200		

<sup>†</sup> Full range for the TLV2221C is 0°C to 70°C. Full range for the TLV2221I is – 40°C to 85°C.

NOTE 5: Typical values are based on the input offset voltage shift observed through 500 hours of operating life test at  $T_A = 150^{\circ}C$  extrapolated to  $T_A = 25^{\circ}C$  using the Arrhenius equation and assuming an activation energy of 0.96 eV.



<sup>‡</sup>Referenced to 2.5 V

## TLV2221, TLV2221Y Advanced LinCMOS™ RAIL-TO-RAIL VERY LOW-POWER SINGLE OPERATIONAL AMPLIFIERS SLOS157A – JUNE 1996 – REVISED JANUARY 1997

### operating characteristics at specified free-air temperature, $V_{DD} = 5 V$

	DADAMETED	TEST CONDITIONS		_ +	Т	LV2221	С	7	ΓLV2221		UNIT
	PARAMETER	TEST CONDITIONS		T <sub>A</sub> †	MIN	TYP	MAX	MIN	TYP	MAX	UNII
	Slew rate at unity	V <sub>O</sub> = 1.5 V to 3.5 V,	$R_1 = 2 k\Omega^{\ddagger}$	25°C	0.1	0.18		0.1	0.18		
SR	gain	$C_L = 100 \text{ pF}^{\ddagger}$	$RL = 2 K\Omega + 1$	Full range	0.05			0.05			V/μs
V	Equivalent input	f = 10 Hz		25°C		90			90		nV/√Hz
V <sub>n</sub>	noise voltage	f = 1 kHz		25°C		19			19		nv/√Hz
\/=\	Peak-to-peak	f = 0.1 Hz to 1 Hz		25°C		800			800		mV
VN(PP)	equivalent input noise voltage	f = 0.1 Hz to 10 Hz		25°C	960 960					IIIV	
In	Equivalent input noise current			25°C		0.6			0.6		fA/√ <del>Hz</del>
	Total harmonic distortion plus noise	$V_0 = 1.5 \text{ V to } 3.5 \text{ V},$	A <sub>V</sub> = 1	25°C		2.45%			2.45%		
THD+N		$f = 20 \text{ kHz},$ $R_L = 2 \text{ k}\Omega^{\ddagger}$	A <sub>V</sub> = 10	25°C		5.54%			5.54%		
I HD+N		V <sub>O</sub> = 1.5 V to 3.5 V,	A <sub>V</sub> = 1	25°C		0.142%			0.142%		
		$f = 20 \text{ kHz},$ $R_L = 2 \text{ k}\Omega$ §	A <sub>V</sub> = 10			0.257%			0.257%		
	Gain-bandwidth product	f = 1 kHz, C <sub>L</sub> = 100 pF <sup>‡</sup>	$R_L = 2 k\Omega^{\ddagger}$ ,	25°C		510			510		kHz
B <sub>OM</sub>	Maximum output- swing bandwidth	$V_{O(PP)} = 1 \text{ V},$ $R_{L} = 2 \text{ k}\Omega^{\ddagger},$	$A_V = 1,$ $C_L = 100 \text{ pF}^{\ddagger}$	25°C		40			40		kHz
+.	Settling time	$A_V = -1$ , Step = 1.5 V to 3.5 V,	To 0.1%	25°C		6.8			6.8		μs
t <sub>S</sub>	Octaining time	$R_L = 2 k\Omega^{\ddagger},$ $C_L = 100 pF^{\ddagger}$	To 0.01%	25°C		9.2			9.2		μο
φm	Phase margin at unity gain	$R_L = 2 k\Omega^{\ddagger}$ ,	C <sub>L</sub> = 100 pF <sup>‡</sup>	25°C		52°			52°		
	Gain margin	1 -		25°C		12			12		dB

<sup>†</sup> Full range is –40°C to 85°C. ‡ Referenced to 2.5 V

<sup>§</sup> Referenced to 0 V

## electrical characteristics at $V_{DD}$ = 3 V, $T_A$ = 25°C (unless otherwise noted)

	PARAMETER	TEST C	ONDITIONS	Τι	V2221Y	′		
	PARAMETER	TEST	ONDITIONS	MIN	TYP	MAX	UNIT	
V <sub>IO</sub>	Input offset voltage		.,, .		620		μV	
IIO	Input offset current	$V_{DD} \pm = \pm 1.5 \text{ V},$ $R_S = 50 \Omega$	$V_{IC} = 0, \qquad V_{O} = 0,$		0.5		pА	
I <sub>IB</sub>	Input bias current	115 - 00 22			1		pА	
VICR	Common-mode input voltage range	V <sub>IO</sub>   ≤5 mV,	R <sub>S</sub> = 50 Ω		-0.3 to 2.2		V	
VOH	High-level output voltage	I <sub>OH</sub> = -100 μA			2.97		V	
Va.	Low level output voltage	V <sub>IC</sub> = 1.5 V,	I <sub>OL</sub> = 50 μA		15		mV	
VOL	Low-level output voltage	V <sub>IC</sub> = 1.5 V,	I <sub>OL</sub> = 500 μA		150		IIIV	
Δ	Large-signal differential	V = 4 V to 2 V	$R_L = 2 k\Omega^{\dagger}$		3		V/mV	
AVD	voltage amplification	$V_O = 1 \text{ V to } 2 \text{ V}$	$R_L = 1 M\Omega^{\dagger}$		250		V/IIIV	
rid	Differential input resistance				1012		Ω	
ric	Common-mode input resistance				1012		Ω	
c <sub>ic</sub>	Common-mode input capacitance	f = 10 kHz			6		pF	
z <sub>O</sub>	Closed-loop output impedance	f = 10 kHz,	A <sub>V</sub> = 10		90		Ω	
CMRR	Common-mode rejection ratio	$V_{IC} = 0 \text{ to } 1.7 \text{ V},$	$V_0 = 0$ , $R_S = 50 \Omega$		82		dB	
ksvr	Supply voltage rejection ratio ( $\Delta V_{DD}/\Delta V_{IO}$ )	$V_{DD} = 2.7 \text{ V to 8 V},$	V <sub>IC</sub> = 0, No load		95		dB	
I <sub>DD</sub>	Supply current	$V_{O} = 0,$	No load		100		μΑ	

<sup>†</sup> Referenced to 1.5 V

## electrical characteristics at $V_{DD}$ = 5 V, $T_A$ = 25°C (unless otherwise noted)

	DADAMETED	TEST C	ONDITIONS		TLV	2221Y	·	
	PARAMETER	15310	ONDITIONS		MIN	TYP	MAX	UNIT
V <sub>IO</sub>	Input offset voltage					610		μV
lio	Input offset current	$V_{DD} \pm = \pm 1.5 \text{ V},$ $R_S = 50 \Omega$	$V_{IC} = 0, \qquad V_O = 0$	),		0.5		pА
I <sub>IB</sub>	Input bias current	NS = 30 32				1		pА
VICR	Common-mode input voltage range	V <sub>IO</sub>   ≤5 mV,	R <sub>S</sub> = 50 Ω		-	-0.3 to 4.2		٧
Vон	High-level output voltage	I <sub>OH</sub> = -500 μA				4.88		V
M-	Low level output voltage	V <sub>IC</sub> = 2.5 V,	I <sub>OL</sub> = 50 μA			12		ma\/
VOL	Low-level output voltage	V <sub>IC</sub> = 2.5 V,	I <sub>OL</sub> = 500 μA			120		mV
_	Large-signal differential	V - 4 V + 4 V	$R_L = 2 k\Omega^{\dagger}$			5		\//\/
AVD	voltage amplification	V <sub>O</sub> = 1 V to 4 V	$R_L = 1 M\Omega^{\dagger}$			800		V/mV
rid	Differential input resistance		•		1	1012		Ω
r <sub>ic</sub>	Common-mode input resistance				1	1012		Ω
c <sub>ic</sub>	Common-mode input capacitance	f = 10 kHz				6		pF
z <sub>O</sub>	Closed-loop output impedance	f = 10 kHz,	Ay = 10			70		Ω
CMRR	Common-mode rejection ratio	$V_{IC} = 0 \text{ to } 1.7 \text{ V},$	$V_0 = 0$ , $R_S = 5$	Ω 0		85		dB
ksvr	Supply voltage rejection ratio (ΔV <sub>DD</sub> /ΔV <sub>IO</sub> )	$V_{DD} = 2.7 \text{ V to 8 V},$	V <sub>IC</sub> = 0, No loa	d		95		dB
I <sub>DD</sub>	Supply current	V <sub>O</sub> = 0,	No load			110		μΑ
+		•						


<sup>†</sup> Referenced to 2.5 V



#### **Table of Graphs**

			FIGURE
VIO	Input offset voltage	Distribution vs Common-mode input voltage	1, 2 3, 4
ανιο	Input offset voltage temperature coefficient	Distribution	5, 6
I <sub>IB</sub> /I <sub>IO</sub>	Input bias and input offset currents	vs Free-air temperature	7
VI	Input voltage	vs Supply voltage vs Free-air temperature	8 9
Vон	High-level output voltage	vs High-level output current	10, 13
VOL	Low-level output voltage	vs Low-level output current	11, 12, 14
VO(PP)	Maximum peak-to-peak output voltage	vs Frequency	15
Ios	Short-circuit output current	vs Supply voltage vs Free-air temperature	16 17
٧o	Output voltage	vs Differential input voltage	18, 19
AVD	Differential voltage amplification	vs Load resistance	20
AVD	Large signal differential voltage amplification	vs Frequency vs Free-air temperature	21, 22 23, 24
z <sub>0</sub>	Output impedance	vs Frequency	25, 26
CMRR	Common-mode rejection ratio	vs Frequency vs Free-air temperature	27 28
ksvr	Supply-voltage rejection ratio	vs Frequency vs Free-air temperature	29, 30 31
I <sub>DD</sub>	Supply current	vs Supply voltage	32
SR	Slew rate	vs Load capacitance vs Free-air temperature	33 34
٧o	Inverting large-signal pulse response	vs Time	35, 36
VO	Voltage-follower large-signal pulse response	vs Time	37, 38
Vo	Inverting small-signal pulse response	vs Time	39, 40
VO	Voltage-follower small-signal pulse response	vs Time	41, 42
V <sub>n</sub>	Equivalent input noise voltage	vs Frequency	43, 44
	Input noise voltage (referred to input)	Over a 10-second period	45
THD + N	Total harmonic distortion plus noise	vs Frequency	46
	Gain-bandwidth product	vs Free-air temperature vs Supply voltage	47 48
φm	Phase margin	vs Frequency vs Load capacitance	21, 22 51, 52
	Gain margin	vs Load capacitance	49, 50
B <sub>1</sub>	Unity-gain bandwidth	vs Load capacitance	53, 54

#### **DISTRIBUTION OF TLV2211 INPUT OFFSET VOLTAGE**



**DISTRIBUTION OF TLV2211 INPUT OFFSET VOLTAGE** 




Figure 1







Figure 2

### INPUT OFFSET VOLTAGE<sup>†</sup> **COMMON-MODE INPUT VOLTAGE**



† For all curves where  $V_{DD}$  = 5 V, all loads are referenced to 2.5 V. For all curves where  $V_{DD}$  = 3 V, all loads are referenced to 1.5 V.




#### TYPICAL CHARACTERISTICS

#### **DISTRIBUTION OF TLV2221 INPUT OFFSET VOLTAGE TEMPERATURE COEFFICIENT**<sup>†</sup> 32 Amplifiers From 1 Wafer Lot $V_{DD} = \pm 1.5 \text{ V}$ P Package 20 $T_A = 25^{\circ}C$ to $125^{\circ}C$ Percentage of Amplifiers – % 15 10 5 0 -4 -3 -2 0 -1 1 3 $\alpha_{\text{VIO}}$ – Input Offset Voltage

Temperature Coefficient –  $\mu$ V/°C Figure 5

## INPUT BIAS AND INPUT OFFSET CURRENTS vs



## DISTRIBUTION OF TLV2221 INPUT OFFSET VOLTAGE TEMPERATURE COEFFICIENT<sup>†</sup>






Figure 6


### INPUT VOLTAGE vs SUPPLY VOLTAGE




<sup>†</sup> Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices.










IOL - Low-Level Output Current - mA

Figure 11




<sup>†</sup> Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices.

<sup>‡</sup> For all curves where  $V_{DD} = 5 \text{ V}$ , all loads are referenced to 2.5 V. For all curves where  $V_{DD} = 3 \text{ V}$ , all loads are referenced to 1.5 V.



#### TYPICAL CHARACTERISTICS



LOW-LEVEL OUTPUT VOLTAGE†‡
vs
LOW-LEVEL OUTPUT CURRENT






Figure 14

## MAXIMUM PEAK-TO-PEAK OUTPUT VOLTAGE‡ vs




## SHORT-CIRCUIT OUTPUT CURRENT vs




<sup>†</sup> Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices.

<sup>‡</sup> For all curves where V<sub>DD</sub> = 5 V, all loads are referenced to 2.5 V. For all curves where V<sub>DD</sub> = 3 V, all loads are referenced to 1.5 V.











Figure 19



<sup>†</sup> Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices.

<sup>‡</sup> For all curves where VDD = 5 V, all loads are referenced to 2.5 V. For all curves where VDD = 3 V, all loads are referenced to 1.5 V.



#### TYPICAL CHARACTERISTICS

## LARGE-SIGNAL DIFFERENTIAL VOLTAGET AMPLIFICATION AND PHASE MARGIN




Figure 21

## LARGE-SIGNAL DIFFERENTIAL VOLTAGE AMPLIFICATION AND PHASE MARGIN<sup>†</sup>





Figure 22

† For all curves where  $V_{DD}$  = 5 V, all loads are referenced to 2.5 V. For all curves where  $V_{DD}$  = 3 V, all loads are referenced to 1.5 V.





<sup>†</sup> Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices.

Figure 26


Figure 25

<sup>‡</sup> For all curves where VDD = 5 V, all loads are referenced to 2.5 V. For all curves where VDD = 3 V, all loads are referenced to 1.5 V.




#### TYPICAL CHARACTERISTICS


### COMMON-MODE REJECTION RATIO† **FREQUENCY** 100 T<sub>A</sub> = 25°C CMRR - Common-Mode Rejection Ratio - dB $V_{DD} = 5 V$ V<sub>IC</sub> = 2.5 V 80 V<sub>DD</sub> = 3 V 60 V<sub>IC</sub> = 1.5 V 40 20 0 101 102 103 105 106 f - Frequency - Hz Figure 27



### SUPPLY-VOLTAGE REJECTION RATIO<sup>†</sup> vs




### SUPPLY-VOLTAGE REJECTION RATIO<sup>†</sup>



<sup>†</sup> For all curves where  $V_{DD} = 5$  V, all loads are referenced to 2.5 V. For all curves where  $V_{DD} = 3$  V, all loads are referenced to 1.5 V. ‡ Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices.












Figure 32





<sup>†</sup> Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices.


<sup>‡</sup> For all curves where V<sub>DD</sub> = 5 V, all loads are referenced to 2.5 V. For all curves where V<sub>DD</sub> = 3 V, all loads are referenced to 1.5 V.




#### TYPICAL CHARACTERISTICS

Vo - Output Voltage - V

Vo - Output Voltage - V








Figure 37

#### **INVERTING LARGE-SIGNAL PULSE RESPONSE**†




Figure 36

#### **VOLTAGE-FOLLOWER LARGE-SIGNAL PULSE RESPONSE**†




Figure 38

<sup>†</sup> For all curves where V<sub>DD</sub> = 5 V, all loads are referenced to 2.5 V. For all curves where V<sub>DD</sub> = 3 V, all loads are referenced to 1.5 V.






Figure 39




Figure 40






Figure 41





† For all curves where VDD = 5 V, all loads are referenced to 2.5 V. For all curves where VDD = 3 V, all loads are referenced to 1.5 V.




#### TYPICAL CHARACTERISTICS













† For all curves where  $V_{DD}$  = 5 V, all loads are referenced to 2.5 V. For all curves where  $V_{DD}$  = 3 V, all loads are referenced to 1.5 V.













<sup>†</sup> Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices.

<sup>‡</sup> For all curves where VDD = 5 V, all loads are referenced to 2.5 V. For all curves where VDD = 3 V, all loads are referenced to 1.5 V.



#### TYPICAL CHARACTERISTICS









Figure 53



#### APPLICATION INFORMATION

#### driving large capacitive loads

The TLV2221 is designed to drive larger capacitive loads than most CMOS operational amplifiers. Figure 49 through Figure 54 illustrate its ability to drive loads greater than 100 pF while maintaining good gain and phase margins (R<sub>null</sub> = 0).

A small series resistor (R<sub>null</sub>) at the output of the device (Figure 55) improves the gain and phase margins when driving large capacitive loads. Figure 49 through Figure 52 show the effects of adding series resistances of  $100~\Omega$ ,  $200~\Omega$ ,  $500~\Omega$ , and  $1~k\Omega$ . The addition of this series resistor has two effects: the first effect is that it adds a zero to the transfer function and the second effect is that it reduces the frequency of the pole associated with the output load in the transfer function.

The zero introduced to the transfer function is equal to the series resistance times the load capacitance. To calculate the approximate improvement in phase margin, equation (1) can be used.

$$\Delta \phi_{m1} = \tan^{-1} \left( 2 \times \pi \times \text{UGBW} \times R_{\text{null}} \times C_{\text{L}} \right)$$
where:

 $\Delta \phi_{m1}$  = improvement in phase margin UGBW = unity-gain bandwidth frequency

 $R_{null}$  = output series resistance

 $C_1$  = load capacitance

The unity-gain bandwidth (UGBW) frequency decreases as the capacitive load increases (Figure 53 and Figure 54). To use equation (1), UGBW must be approximated from Figure 53 and Figure 54.




Figure 55. Series-Resistance Circuit

The TLV2221 is designed to provide better sinking and sourcing output currents than earlier CMOS rail-to-rail output devices. This device is specified to sink 500  $\mu$ A and source 1 mA at  $V_{DD}$  = 5 V at a maximum quiescent  $I_{DD}$  of 200  $\mu$ A. This provides a greater than 80% power efficiency.

When driving heavy dc loads, such as 2 k $\Omega$ , the positive edge under slewing conditions can experience some distortion. This condition can be seen in Figure 37. This condition is affected by three factors:

- Where the load is referenced. When the load is referenced to either rail, this condition does not occur. The distortion occurs only when the output signal swings through the point where the load is referenced. Figure 38 illustrates two 2-k $\Omega$  load conditions. The first load condition shows the distortion seen for a 2-k $\Omega$  load tied to 2.5 V. The third load condition in Figure 38 shows no distortion for a 2-k $\Omega$  load tied to 0 V.
- Load resistance. As the load resistance increases, the distortion seen on the output decreases. Figure 38 illustrates the difference seen on the output for a 2- $k\Omega$  load and a 100- $k\Omega$  load with both tied to 2.5 V.
- Input signal edge rate. Faster input edge rates for a step input result in more distortion than with slower input edge rates.



#### **APPLICATION INFORMATION**

#### macromodel information

Macromodel information provided was derived using Microsim  $Parts^{TM}$ , the model generation software used with Microsim  $PSpice^{TM}$ . The Boyle macromodel (see Note 6) and subcircuit in Figure 56 are generated using the TLV2221 typical electrical and operating characteristics at  $T_A = 25^{\circ}C$ . Using this information, output simulations of the following key parameters can be generated to a tolerance of 20% (in most cases):

- Maximum positive output voltage swing
- Maximum negative output voltage swing
- Slew rate
- Quiescent power dissipation
- Input bias current
- Open-loop voltage amplification

- Unity-gain frequency
- Common-mode rejection ratio
- Phase margin
- DC output resistance
- AC output resistance
- Short-circuit output current limit

NOTE 6: G. R. Boyle, B. M. Cohn, D. O. Pederson, and J. E. Solomon, "Macromodeling of Integrated Circuit Operational Amplifiers", *IEEE Journal of Solid-State Circuits*, SC-9, 353 (1974).




Figure 56. Boyle Macromodel and Subcircuit


PSpice and Parts are trademark of MicroSim Corporation.



#### **MECHANICAL INFORMATION**

#### **DBV (R-PDSO-G5)**

#### PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions include mold flash or protrusion.

#### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated