
SLOS194 - FEBRUARY 1997


- Wide Range of Supply Voltages Over Specified Temperature Range: -40°C to 85°C...2 V to 8 V
- Fully Characterized at 3 V and 5 V
- Single-Supply Operation
- Common-Mode Input-Voltage Range Extends Below the Negative Rail and Up to V_{DD} -1 V at 25°C
- Output Voltage Range Includes Negative Rail
- High Input Impedance . . . 10¹² Ω Typical
- ESD-Protection Circuitry
- Designed-In Latch-Up Immunity

description


The TLV234x operational amplifiers are in a family of devices that has been specifically designed for use in low-voltage single-supply applications. Unlike other products in this family designed primarily to meet aggressive power consumption specifications, the TLV234x was developed to offer ac performance approaching that of a BiFET operational amplifier while operating from a single-supply rail. At 3 V, the TLV234x has a typical slew rate of 2.1 V/µs and 790-kHz unity-gain bandwidth.

Each amplifier is fully functional down to a minimum supply voltage of 2 V and is fully characterized, tested, and specified at both 3-V and 5-V power supplies over a temperature range of -40°C to 85°C. The common-mode input voltage range includes the negative rail and extends to within 1 V of the positive rail.





TLV2344 PW PACKAGE (TOP VIEW)



AVAILABLE OPTIONS

			PACKAGED	DEVICES		0.00 50046
TA	V _{IO} max AT 25°C	SMALL OUTLINE [†] (D)	PLASTIC DIP (N)	PLASTIC DIP (P)	TSSOP [‡] (PW)	CHIP FORM§ (Y)
-40°C to 85°C	9 mV	TLV2342ID	_	TLV2342IP	TLV2342IPWLE	TLV2342Y
40 0 10 00 0	10 mV	TLV2344ID	TLV2344IN	_	TLV2344IPWLE	TLV2344Y

The D package is available taped and reeled. Add R suffix to the device type (e.g., TLV2342IDR).

[§] Chip forms are tested at 25°C only.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

LinCMOS is a trademark of Texas Instruments Incorporated.



[‡]The PW package is only available left-end taped and reeled (e.g., TLV2342IPWLE).

SLOS194 - FEBRUARY 1997

description (continued)


Low-voltage and low-power operation has been made possible by using the Texas Instruments silicon-gate LinCMOS technology. The LinCMOS process also features extremely high input impedance and ultra-low input bias currents. These parameters combined with good ac performance make the TLV234x effectual in applications such as high-frequency filters and wide-bandwidth sensors.

To facilitate the design of small portable equipment, the TLV234x is made available in a wide range of package options, including the small-outline and thin-shrink small-outline packages (TSSOP). The TSSOP package has significantly reduced dimensions compared to a standard surface-mount package. Its maximum height of only 1.1 mm makes it particularly attractive when space is critical.

The device inputs and outputs are designed to withstand –100-mA currents without sustaining latch-up. The TLV234x incorporates internal ESD-protection circuits that prevents functional failures at voltages up to 2000 V as tested under MIL-PRF-38535, Method 3015.2; however, care should be exercised in handling these devices as exposure to ESD may result in the degradation of the device parametric performance.

TLV2342Y chip information


This chip, when properly assembled, displays characteristics similar to the TLV2342. Thermal compression or ultrasonic bonding may be used on the doped-aluminum bonding pads. Chips may be mounted with conductive epoxy or a gold-silicon preform.



SLOS194 - FEBRUARY 1997


TLV2344Y chip information

This chip, when properly assembled, displays characteristics similar to the TLV2344. Thermal compression or ultrasonic bonding may be used on the doped-aluminum bonding pads. Chips may be mounted with conductive epoxy or a gold-silicon preform.



SLOS194 – FEBRUARY 1997

equivalent schematic (each amplifier)



ACTUAL DEVI	CE COMPONEN	T COUNT [†]						
COMPONENT TLV2342 TLV2344								
Transistors	54	108						
Resistors	14	28						
Diodes	4	8						
Capacitors	2	4						

[†] Includes both amplifiers and all ESD, bias, and trim circuitry.

SLOS194 - FEBRUARY 1997

absolute maximum ratings over operating free-air temperature (unless otherwise noted)†

Supply voltage, V _{DD} (see Note 1)	
Differential input voltage, V _{ID} (see Note 2)	
Input voltage range, V _I (any input)	0.3 V to V _{DD}
Input current, I _I	±5 mA
Output current, IO	±30 mA
Duration of short-circuit current at (or below) T _A = 25°C (see Note 3)	unlimited
Continuous total dissipation	See Dissipation Rating Table
Operating free-air temperature range, T _A	–40°C to 85°C
Storage temperature range	
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	260°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. All voltage values, except differential voltages, are with respect to network ground.

- 2. Differential voltages are at the noninverting input with respect to the inverting input.
- 3. The output may be shorted to either supply. Temperature and/or supply voltages must be limited to ensure that the maximum dissipation rating is not exceeded (see application selection).

DISSIPATION RATING TABLE

PACKAGE	$T_{\mbox{A}} \le 25^{\circ}\mbox{C}$ POWER RATING	DERATING FACTOR ABOVE T _A = 25°C	T _A = 85°C POWER RATING
D-8	725 mW	5.8 mW/°C	377 mW
D-14	950 mW	7.6 mW/°C	494 mW
N	1575 mW	5.6 mW/°C	364 mW
Р	1000 mW	8.0 mW/°C	520 mW
PW-8	525 mW	4.2 mW/°C	273 mW
PW-14	700 mW	6.0 mW/°C	340 mW

recommended operating conditions

		MIN	MAX	UNIT
Supply voltage, V _{DD}		2	8	V
Common-mode input voltage, V _{IC}	V _{DD} = 3 V	-0.2	1.8	V
	V _{DD} = 5 V	-0.2	3.8	V
Operating free-air temperature, TA		-40	85	°C



SLOS194 – FEBRUARY 1997

TLV2342I electrical characteristics at specified free-air temperature

						TLV2	3421			
	PARAMETER	TEST CONDITIONS	T _A †	V	DD = 3 \	/	V	DD = 5 \	/	UNIT
				MIN	TYP	MAX	MIN	TYP	MAX	
V _{IO}	Input offset voltage	$V_O = 1 \text{ V}, V_{IC} = 1 \text{ V}, \\ R_S = 50 \Omega,$	25°C		0.6	9		1.1	9	mV
10		$R_L = 10 \text{ k}\Omega$	Full range			11			11	
αVIO	Average temperature coefficient of input offset voltage		25°C to 85°C		2.7			2.7		μV/°C
li o	Input offset current	V _O = 1 V, V _{IC} = 1 V	25°C		0.1			0.1		pА
ΙΟ	(see Note 4)	AO = 1.0, $AIC = 1.0$	85°C		22	1000		24	1000	PΑ
I _{IB}	Input bias current (see Note 4)	V _O = 1 V, V _{IC} = 1 V	25°C		0.6			0.6		pА
.ID		10 11, 10 11	85°C		175	2000		200	2000	μ
W	Common-mode input voltage		25°C	-0.2 to 2	-0.3 to 2.3		-0.2 to 4	-0.3 to 4.2		V
VICR	range (see Note 5)		Full range	-0.2 to 1.8			-0.2 to 3.8			V
		V _{IC} = 1 V,	25°C	1.75	1.9		3.2	3.7		
VOH	High-level output voltage	High-level output voltage V _{ID} = 100 mV, I _{OH} = -1 mA	Full range	1.7			3			V
.,		V _{IC} = 1 V,	25°C		120	150		90	150	.,
VOL	Low-level output voltage	$V_{ID} = -100 \text{ mV},$ $I_{OL} = 1 \text{ mA}$	Full range			190			190	mV
	Large-signal differential	V _{IC} = 1 V,	25°C	3	11		5	23		\//\/
AVD	voltage amplification	R_L = 10 kΩ, See Note 6	Full range	2			3.5			V/mV
CMDD	Common-mode rejection ratio	$V_O = 1 V$, $V_{IC} = V_{ICR}$ min,	25°C	65	78		65	80		dB
OWINK	Common-mode rejection ratio	$R_S = 50 \Omega$	Full range	60			60			ub
ksvr	Supply-voltage rejection ratio	$V_{IC} = 1 \text{ V}, V_{O} = 1 \text{ V},$	25°C	70	95		70	95		dB
SVK	(ΔV _{DD} /ΔV _{IO})	$R_S = 50 \Omega$ Full		65			65			45
I _{DD}	Supply current	$V_{O} = 1 \text{ V}, \qquad V_{IC} = 1 \text{ V},$	25°C		0.65	3		1.4	3.2	mA
טטי		No load	Full range			4			4.4	

[†] Full range is –40°C to 85°C.

NOTES: 4. The typical values of input bias current and input offset current below 5 pA are determined mathematically.

- 5. This range also applies to each input individually.
 6. At V_{DD} = 5 V, V_O = 0.25 V to 2 V; at V_{DD} = 3 V, V_O = 0.5 V to 1.5 V.

SLOS194 - FEBRUARY 1997

TLV2342I operating characteristics at specified free-air temperature, $V_{DD} = 3 \text{ V}$

	DADAMETED	TEST OF	ONDITIONS	-	Т		LINUT	
	PARAMETER	IESI C	ONDITIONS	TA	MIN	TYP	MAX	UNIT
SR	Slew rate at unity gain	V _{IC} = 1 V,	V _{I(PP)} = 1 V, C _L = 20 pF,	25°C		2.1		V/µs
J S N	Siew rate at unity gain	$R_L = 10 kΩ$, See Figure 34	C _L = 20 βι,	85°C		1.7		ν/μδ
Vn	Equivalent input noise voltage	f = 1 kHz, See Figure 35	$R_S = 20 \Omega$,	25°C		25		nV/√Hz
Par.	Maximum output awing handwidth	Vo = VoH,	C _L = 20 pF,	25°C		170		kHz
ВОМ	Maximum output-swing bandwidth	$R_L = 10 \text{ k}\Omega$,	See Figure 34	85°C		145		KHZ
В.	I laite asia bonderidab	V _I = 10 mV,	C _L = 20 pF,	25°C		790		141.1=
B ₁	Unity-gain bandwidth	$R_L = 10 \text{ k}\Omega$,	See Figure 36	85°C		690		kHz
		V _I = 10 mV,	f = B ₁ ,	-40°C		53°		
φm	Phase margin	$C_L = 20 pF$,	$R_L = 10 \text{ k}\Omega$	25°C		49°		
		See Figure 36		85°C		47°		1

TLV2342I operating characteristics at specified free-air temperature, $V_{DD} = 5 \text{ V}$

	PARAMETER	TEST C	ONDITIONS	т.	Т	UNIT		
	PARAMETER	1251 C	SNOTTIONS	TA	MIN	TYP	MAX	UNII
		V _{IC} = 1 V,	V	25°C		3.6		
SR	Slow rate at unity gain	$R_{\rm I} = 10 \text{ k}\Omega$	V _{I(PP)} = 1 V	85°C		2.8		\////
Jok	Slew rate at unity gain	$C_L = 20 \text{ pF},$	\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\	25°C		2.9		V/μs
		See Figure 34	$V_{I(PP)} = 2.5 V$	85°C		2.3		
Vn	Equivalent input noise voltage	f = 1 kHz, See Figure 35	$R_S = 20 \Omega$,	25°C		25		nV/√ Hz
D .	Manian and a state of a state of a state of the state of	$V_O = V_{OH}$	C _I = 20 pF,	25°C		320		1-11-
ВОМ	Maximum output-swing bandwidth	$R_L = 10 \text{ k}\Omega$,	See Figure 34	85°C		250		kHz
_	Haite, and a board of the	V _I = 10 mV,	C _I = 20 pF,	25°C		1.7		1-11-
B ₁	Unity-gain bandwidth	$R_L = 10 \text{ k}\Omega$,	See Figure 36	85°C		1.2		kHz
		V _I = 10 mV,	f = B ₁ ,	-40°C		49°		
φm	Phase margin	$C_L = 20 pF$,	$R_L = 10 \text{ k}\Omega$	25°C		46°		
		See Figure 36		85°C		43°		

SLOS194 – FEBRUARY 1997

TLV2344I electrical characteristics at specified free-air temperature

						TLV2	3441			
	PARAMETER	TEST CONDITIONS	T _A †	V	DD = 3 \	/	V	DD = 5 \	,	UNIT
		CONDITIONS		MIN	TYP	MAX	MIN	TYP	MAX	
VIO	Input offset voltage	V _O = 1 V, V _{IC} = 1 V,	25°C		1.1	10		1.1	10	mV
VIO	input onset voltage	$R_S = 50 \Omega$, $R_L = 10 kΩ$	Full range			12			12	IIIV
αVIO	Average temperature coefficient of input offset voltage		25°C to 85°C		2.7			2.7		μV/°C
lio	Input offset current (see Note 4)	V _O = 1 V,	25°C		0.1			0.1		pА
10	input onset current (see Note 4)	V _{IC} = 1 V	85°C		22	1000		24	1000	pΑ
I _{IB}	Input bias current (see Note 4)	V _O = 1 V,	25°C		0.6			0.6		pA
	. ,	V _{IC} = 1 V	85°C		175	2000		200	2000	
			25°C	-0.2 to	-0.3 to		-0.2 to	-0.3 to		V
VICR	Common-mode input voltage range		25 0	2	2.3		4	4.2		V
	(see Note 5)			-0.2			-0.2			
			Full range	to			to			V
				1.8			3.8			
Vон	High-level output voltage	$V_{IC} = 1 \text{ V},$ $V_{ID} = 100 \text{ mV},$	25°C	1.75	1.9		3.2	3.7		V
VOH	Tilgit-level output voltage	$I_{OH} = -1 \text{ mA}$	Full range	1.7			3			V
V _{OL}	Low-level output voltage	V _{IC} = 1 V, V _{ID} = -100 mV,	25°C		120	150		90	150	mV
VOL.	Low lover surput vertage	I _{OL} = 1 mA	Full range			190			190	
	Large-signal differential	V _{IC} = 1 V,	25°C	3	11		5	23		\//\/
AVD	voltage amplification	R_L = 10 kΩ, See Note 6	Full range	2			3.5			V/mV
OMPD	O	V _O = 1 V,	25°C	65	78		65	80		ID.
CMRR	Common-mode rejection ratio	$V_{IC} = V_{ICR}$ min, R _S = 50 Ω	Full range	60			60			dB
lea.	Supply-voltage rejection ratio	V _{IC} = 1 V,	25°C	70	95		70	95		40
ksvr	$(\Delta V_{DD}/\Delta V_{IO})$	$V_O = 1 V$, $R_S = 50 \Omega$	Full range	65			65			dB
los	Supply ourrent	V _O = 1 V, V _{IC} = 1 V,	25°C		1.3	6		2.7	6.4	mA
l _{DD}	Supply current	No load	Full range			8			8.8	IIIA

† Full range is –40°C to 85°C.

NOTES: 4. The typical values of input bias current and input offset current below 5 pA are determined mathematically.

5. This range also applies to each input individually.

6. At V_{DD} = 5 V, V_O = 0.25 V to 2 V; at V_{DD} = 3 V, V_O = 0.5 V to 1.5 V.

SLOS194 - FEBRUARY 1997

TLV2344I operating characteristics at specified free-air temperature, $V_{DD} = 3 \text{ V}$

	PARAMETER		ONDITIONS	T .	TLV2344I			UNIT
	PARAMETER	IESI CO	ONDITIONS	TA	MIN	TYP	MAX	UNII
SR	Slew rate at unity gain	$V_{IC} = 1 \text{ V},$ $R_{I} = 10 \text{ k}\Omega,$	V _{I(PP)} = 1 V, C _L = 20 pF,	25°C		2.1		V/µs
SK	Siew rate at unity gain	See Figure 34	CL = 20 pr,	85°C		1.7		ν/μδ
Vn	Equivalent input noise voltage	f = 1 kHz, See Figure 35	$R_S = 20 \Omega$,	25°C		25		nV/√ Hz
D	Maximum autout aving handwidth	VO = VOH,	C _L = 20 pF,	25°C		170		kHz
ВОМ	Maximum output-swing bandwidth	$R_L = 10 \text{ k}\Omega$,	See Figure 34	85°C		145		KHZ
Б.	I luite, ania honderidah	V _I = 10 mV,	C _L = 20 pF,	25°C		790		lel I=
B ₁	Unity-gain bandwidth	$R_L = 10 \text{ k}\Omega$,	See Figure 36	85°C		690		kHz
		$V_{I} = 10 \text{ mV},$	f = B ₁ ,	−40°C		53°		
φm	Phase margin	$C_L = 20 \text{ pF},$	$R_L = 10 \text{ k}\Omega$,	25°C		49°		
		See Figure 36		85°C		47°		

TLV2344I operating characteristics at specified free-air temperature, $V_{DD} = 5 \text{ V}$

	•	-	-		. 55				
	DADAMETED	TEST OF	ONDITIONS	_	Т	LINUT			
	PARAMETER	IESI C	ONDITIONS	TA	MIN	TYP	MAX	UNIT	
		V _{IC} = 1 V,	V:> - 1 V	25°C		3.6			
SR	Slow rate at unity gain	$R_L = 10 \text{ k}\Omega$	V _I (PP) = 1 V	85°C		2.8		\//!!	
SK	Slew rate at unity gain	$C_L = 20 pF$,	V 2.5.V	25°C		2.9		V/μs	
		See Figure 34	$V_{I(PP)} = 2.5 V$	85°C		2.3			
Vn	Equivalent input noise voltage	f = 1 kHz, See Figure 35	$R_S = 20 \Omega$,	25°C		25		nV/√Hz	
D.	Manines and a state of a state of the state	Vo = VoH,	C _L = 20 pF,	25°C		320		1.11-	
ВОМ	Maximum output-swing bandwidth	$R_L = 10 \text{ k}\Omega$,	See Figure 34	85°C		250		kHz	
р.	l laite agis handridth	V _I = 10 mV,	C _L = 20 pF,	25°C		1.7		MHz	
B ₁	Onity-gain bandwidth	Jnity-gain bandwidth $R_L = 10 \text{ k}\Omega$,		85°C		1.2		IVITZ	
		V _I = 10 mV,	f = B ₁ ,	-40°C		49°			
φm	Phase margin	$C_L = 20 pF$,	$R_L = 10 \text{ k}\Omega$,	25°C		46°			
		See Figure 36		85°C		43°		1	

SLOS194 – FEBRUARY 1997

TLV2342Y electrical characteristics, $T_A = 25^{\circ}C$

						TLV2	342Y			
	PARAMETER	TEST C	ONDITIONS	٧ _I	OD = 3 \	/	٧ _I	DD = 5 V	1	UNIT
				MIN	TYP	MAX	MIN	TYP	MAX	
VIO	Input offset voltage		$V_{IC} = 1 V$, $R_L = 10 k\Omega$		0.6			1.1		mV
IIO	Input offset current (see Note 4)	V _O = 1 V,	V _{IC} = 1 V		0.1			0.1		pA
I _{IB}	Input bias current (see Note 4)	V _O = 1 V,	V _{IC} = 1 V		0.6			0.6		pA
VICR	Common-mode input voltage range (see Note 5)				-0.3 to 2.3			-0.3 to 4.2		V
VOH	High-level output voltage	$V_{IC} = 1 V$, $I_{OH} = -1 \text{ mA}$	V _{ID} = 100 mV,		1.9			3.7		V
VOL	Low-level output voltage	V _{IC} = 1 V I _{OL} = 1 mA	V _{ID} = 100 mV,		120			90		mV
A _{VD}	Large-signal differential voltage amplification	V _{IC} = 1 V, See Note 6	R_L = 10 kΩ,		11			23		V/mV
CMRR	Common-mode rejection ratio	$V_O = 1 V$, $R_S = 50 \Omega$	$V_{IC} = V_{ICR}min,$		78			80		dB
ksvr	Supply-voltage rejection ratio (ΔV _{DD} /ΔV _{ID})	$V_O = 1 V$ $R_S = 50 \Omega$	V _{IC} = 1 V,		95			95		dB
I _{DD}	Supply current	V _O = 1 V, No load	V _{IC} = 1 V,		0.65			1.4		mA

NOTES: 4. The typical values of input bias current and input offset current below 5 pA are determined mathematically.

5. This range also applies to each input individually.
6. At V_{DD} = 5 V, V_O = 0.25 V to 2 V; at V_{DD} = 3 V, V_O = 0.5 V to 1.5 V.

SLOS194 - FEBRUARY 1997

TLV2344Y electrical characteristics, $T_A = 25^{\circ}C$

PARAMETER		TEST CONDITIONS		TLV2344Y						
				V _{DD} = 3 V			V _{DD} = 5 V			UNIT
				MIN	TYP	MAX	MIN	TYP	MAX	
VIO	Input offset voltage	$V_O = 1 V$, $R_L = 10 k\Omega$	V _{IC} = 1 V, R _L = 10 kΩ		1.1			1.1		mV
lιο	Input offset current (see Note 4)	V _O = 1 V,	V _{IC} = 1 V		0.1			0.1		pА
I _{IB}	Input bias current (see Note 4)	V _O = 1 V,	V _{IC} = 1 V		0.6			0.6		pА
VICR	Common-mode input voltage range (see Note 5)				-0.3 to 2.3			-0.3 to 4.2		V
VOH	High-level output voltage	V _{IC} = 1 V, I _{OH} = -1 mA	V _{ID} = 100 mV,		1.9			3.7		V
VOL	Low-level output voltage	V _{IC} = 1 V, I _{OL} = 1 mA	$V_{ID} = -100 \text{ mV},$		120			90		mV
AVD	Large-signal differential voltage amplification	V _{IC} = 1 V, See Note 6	$R_L = 10 \text{ k}\Omega,$		11			23		V/mV
CMRR	Common-mode rejection ratio	$V_O = 1 V$, $R_S = 50 \Omega$	$V_{IC} = V_{ICR}min,$		78			80		dB
ksvr	Supply-voltage rejection ratio (ΔV _{DD} /ΔV _{ID})	$V_O = 1 V$, $R_S = 50 \Omega$	V _{IC} = 1 V,		95			95		dB
I _{DD}	Supply current	V _O = 1 V, No load	V _{IC} = 1 V,		1.3			2.7		μΑ

NOTES: 4. The typical values of input bias current and input offset current below 5 pA are determined mathematically.

5. This range also applies to each input individually.

6. At VDD = 5 V, VO = 0.25 V to 2 V; at VDD = 3 V, VO = 0.5 V to 1.5 V.

SLOS194 – FEBRUARY 1997

TYPICAL CHARACTERISTICS

Table of Graphs

			FIGURE
VIO	Input offset voltage	Distribution	1 – 4
ανιο	Input offset voltage temperature coefficient	Distribution	5 – 8
I _{IB}	Input bias current	vs Free-air temperature	9
lιο	Input offset current	vs Free-air temperature	9
VIС	Common-mode input voltage	vs Supply voltage	10
Vон	High-level output voltage	vs High-level output current vs Supply voltage vs Free-air temperature	11 12 13
VOL	Low-level output voltage	vs Common-mode input voltage vs Free-air temperature vs Differential input voltage vs Low-level output current	14 15, 16 17 18
AVD	Large-signal differential voltage amplification	vs Supply voltage vs Free-air temperature vs Frequency	19 20, 21 22, 23
I _{DD}	Supply current	vs Supply voltage vs Free-air temperature	24 25
SR	Slew rate	vs Supply voltage vs Free-air temperature	26 27
VO(PP)	Maximum peak-to-peak output voltage	vs Frequency	28
B ₁	Unity-gain bandwidth	vs Supply voltage vs Free-air temperature	29 30
φm	Phase margin	vs Supply voltage vs Free-air temperature vs Load capacitance	31 32 33
	Phase shift	vs Frequency	22, 23
Vn	Equivalent input noise voltage	vs Frequency	34

TYPICAL CHARACTERISTICS

DISTRIBUTION OF TLV2342 INPUT OFFSET VOLTAGE 50 $V_{DD} = 3 V$ T_A = 25°C P Package 40 Percentage of Units - % 30 20 10 0 _5 -4 -3-2 -1 3 0 V_{IO} - Input Offset Voltage - mV

Figure 1




Figure 3




Figure 2

V_{IO} – Input Offset Voltage – mV





Figure 4




TYPICAL CHARACTERISTICS

Percentage of Units – %


DISTRIBUTION OF TLV2342 INPUT OFFSET VOLTAGE TEMPERATURE COEFFICIENT



DISTRIBUTION OF TLV2342 INPUT OFFSET VOLTAGE TEMPERATURE COEFFICIENT



DISTRIBUTION OF TLV2344 INPUT OFFSET VOLTAGE



DISTRIBUTION OF TLV2344 INPUT OFFSET VOLTAGE TEMPERATURE COEFFICIENT




Figure 7

Figure 8



Percentage of Units – %


TYPICAL CHARACTERISTICS

INPUT BIAS CURRENT AND INPUT OFFSET CURRENT

FREE-AIR TEMPERATURE 104 IIB and IIO - Input Bias and Offset Currents - pA $V_{DD} = 3 V$ V_{IC} = 1 V See Note A 103 102 lιΒ 101 ΙΙO 0.1 45 85 25 65 105 125 T_A – Free-Air Temperature – $^{\circ}$ C

NOTE: The typical values of input bias current and input offset current below 5 pA were determined mathematically.

Figure 9



COMMON-MODE INPUT VOLTAGE





Figure 10

HIGH-LEVEL OUTPUT VOLTAGE vs SUPPLY VOLTAGE



V_{OH} - High-Level Output Voltage - V

TYPICAL CHARACTERISTICS

HIGH-LEVEL OUTPUT VOLTAGE FREE-AIR TEMPERATURE





Figure 13

LOW-LEVEL OUTPUT VOLTAGE COMMON-MODE INPUT VOLTAGE 700 $V_{DD} = 5 V$ $I_{OL} = 5 \text{ mA}$ 650 $T_A = 25^{\circ}C$ VOL - Low-Level Output Voltage - mV 600 550 $V_{ID} = -100 \text{ mV}$ 500 450 400 $V_{ID} = -1 V$ 350 300 0 1.5 2 0.5 2.5 3 3.5 V_{IC} - Common-Mode Input Voltage - V

LOW-LEVEL OUTPUT VOLTAGE vs



V_{OL} - Low-Level Output Voltage - mV

LOW-LEVEL OUTPUT VOLTAGE ٧S FREE-AIR TEMPERATURE

Figure 14




Figure 16

TYPICAL CHARACTERISTICS

LOW-LEVEL OUTPUT VOLTAGE **DIFFERENTIAL INPUT VOLTAGE** 800 $V_{DD} = 5 V$ V_{IC} = |V_{ID} / 2| 700 IOL = 5 mA V_{OL} - Low-Level Output Voltage - mV T_A = 25°C 600 500 400 300 200 100 0 0 -2 -4 -5 -6 -3 V_{ID} - Differential Input Voltage - V

LOW-LEVEL OUTPUT VOLTAGE

vs

LOW-LEVEL OUTPUT CURRENT






Figure 18



Figure 17



TLV2342 LARGE-SIGNAL DIFFERENTIAL VOLTAGE AMPLIFICATION vs





TYPICAL CHARACTERISTICS

TLV2344 LARGE-SIGNAL DIFFERENTIAL VOLTAGE AMPLIFICATION vs




Figure 21

LARGE-SIGNAL DIFFERENTIAL VOLTAGE AMPLIFICATION AND PHASE MARGIN

FREQUENCY 107 -60° A VD - Large-Signal Differential Voltage Amplification V_{DD} = 3 V $R_L = 1 M\Omega$ $C_L = 20 pF$ 106 -30° $T_A = 25^{\circ}C$ 10⁵ **0**° 104 Phase Shift 30° A_{VD} 103 60° 10² 90° Phase Shift 101 120° 150° 1 180° 0.1 10 100 10 k 100 k 10 M f - Frequency - Hz

Figure 22



TYPICAL CHARACTERISTICS

LARGE-SIGNAL DIFFERENTIAL VOLTAGE AMPLIFICATION AND PHASE MARGIN






Figure 23






TYPICAL CHARACTERISTICS







SLEW RATE




Figure 26

MAXIMUM PEAK-TO-PEAK OUTPUT VOLTAGE








Figure 28

TYPICAL CHARACTERISTICS










TYPICAL CHARACTERISTICS








Figure 34

PARAMETER MEASUREMENT INFORMATION

single-supply versus split-supply test circuits

Because the TLV234x is optimized for single-supply operation, circuit configurations used for the various tests often present some inconvenience since the input signal, in many cases, must be offset from ground. This inconvenience can be avoided by testing the device with split supplies and the output load tied to the negative rail. A comparison of single-supply versus split-supply test circuits is shown below. The use of either circuit gives the same result.




Figure 35. Unity-Gain Amplifier




Figure 36. Noise-Test Circuit




Figure 37. Gain-of-100 Inverting Amplifier



PARAMETER MEASUREMENT INFORMATION

input bias current

Because of the high input impedance of the TLV234x operational amplifier, attempts to measure the input bias current can result in erroneous readings. The bias current at normal ambient temperature is typically less than 1 pA, a value that is easily exceeded by leakages on the test socket. Two suggestions are offered to avoid erroneous measurements:

- Isolate the device from other potential leakage sources. Use a grounded shield around and between the device inputs (see Figure 38). Leakages that would otherwise flow to the inputs are shunted away.
- Compensate for the leakage of the test socket by actually performing an input bias current test (using a
 picoammeter) with no device in the test socket. The actual input bias current can then be calculated by
 subtracting the open-socket leakage readings from the readings obtained with a device in the test
 socket.

Many automatic testers as well as some bench-top operational amplifier testers use the servo-loop technique with a resistor in series with the device input to measure the input bias current (the voltage drop across the series resistor is measured and the bias current is calculated). This method requires that a device be inserted into a test socket to obtain a correct reading; therefore, an open-socket reading is not feasible using this method.




Figure 38. Isolation Metal Around Device Inputs (N or P package)

low-level output voltage

To obtain low-level supply-voltage operation, some compromise is necessary in the input stage. This compromise results in the device low-level output voltage being dependent on both the common-mode input voltage level as well as the differential input voltage level. When attempting to correlate low-level output readings with those quoted in the electrical specifications, these two conditions should be observed. If conditions other than these are to be used, please refer to the Typical Characteristics section of this data sheet.

input offset voltage temperature coefficient

Erroneous readings often result from attempts to measure temperature coefficient of input offset voltage. This parameter is actually a calculation using input offset voltage measurements obtained at two different temperatures. When one (or both) of the temperatures is below freezing, moisture can collect on both the device and the test socket. This moisture results in leakage and contact resistance which can cause erroneous input offset voltage readings. The isolation techniques previously mentioned have no effect on the leakage since the moisture also covers the isolation metal itself, thereby rendering it useless. These measurements should be performed at temperatures above freezing to minimize error.

full-power response

Full-power response, the frequency above which the operational amplifier slew rate limits the output voltage swing, is often specified two ways: full-linear response and full-peak response. The full-linear response is



PARAMETER MEASUREMENT INFORMATION

generally measured by monitoring the distortion level of the output while increasing the frequency of a sinusoidal input signal until the maximum frequency is found above which the output contains significant distortion. The full-peak response is defined as the maximum output frequency, without regard to distortion, above which full peak-to-peak output swing cannot be maintained.

Because there is no industry-wide accepted value for significant distortion, the full-peak response is specified in this data sheet and is measured using the circuit of Figure 35. The initial setup involves the use of a sinusoidal input to determine the maximum peak-to-peak output of the device (the amplitude of the sinusoidal wave is increased until clipping occurs). The sinusoidal wave is then replaced with a square wave of the same amplitude. The frequency is then increased until the maximum peak-to-peak output can no longer be maintained (Figure 39). A square wave is used to allow a more accurate determination of the point at which the maximum peak-to-peak output is reached.




Figure 39. Full-Power-Response Output Signal

test time

Inadequate test time is a frequent problem, especially when testing CMOS devices in a high-volume, short-test-time environment. Internal capacitances are inherently higher in CMOS than in bipolar and BiFET devices, and require longer test times than their bipolar and BiFET counterparts. The problem becomes more pronounced with reduced supply levels and lower temperatures.

APPLICATION INFORMATION

single-supply operation

While the TLV234x performs well using dual-power supplies (also called balanced or split supplies), the design is optimized for single-supply operation. This includes an input common-mode voltage range that encompasses ground as well as an output voltage range that pulls down to ground. The supply voltage range extends down to 2 V, thus allowing operation with supply levels commonly available for TTL and HCMOS.

Many single-supply applications require that a voltage be applied to one input to establish a reference level that is above ground. This virtual ground can be generated using two large resistors, but a preferred technique is to use a virtual-ground generator such as the TLE2426 (see Figure 40).




Figure 40. Inverting Amplifier With Voltage Reference




APPLICATION INFORMATION

single-supply operation (continued)

The TLE2426 supplies an accurate voltage equal to $V_{DD}/2$ while consuming very little power and is suitable for supply voltages of greater than 4 V.

The TLV234x works well in conjunction with digital logic; however, when powering both linear devices and digital logic from the same power supply, the following precautions are recommended:

- Power the linear devices from separate bypassed supply lines (see Figure 41); otherwise, the linear device supply rails can fluctuate due to voltage drops caused by high switching currents in the digital logic.
- Use proper bypass techniques to reduce the probability of noise-induced errors. Single capacitive
 decoupling is often adequate; however, RC decoupling may be necessary in high-frequency
 applications.



(b) SEPARATE-BYPASSED SUPPLY RAILS (preferred)

Figure 41. Common Versus Separate Supply Rails

input characteristics

The TLV234x is specified with a minimum and a maximum input voltage that, if exceeded at either input, could cause the device to malfunction. Exceeding this specified range is a common problem, especially in single-supply operation. The lower range limit includes the negative rail, while the upper range limit is specified at $V_{DD}-1$ V at $T_A=25$ °C and at $V_{DD}-1.2$ V at all other temperatures.

The use of the polysilicon-gate process and the careful input circuit design gives the TLV234x very good input offset voltage drift characteristics relative to conventional metal-gate processes. Offset voltage drift in CMOS devices is highly influenced by threshold voltage shifts caused by polarization of the phosphorus dopant implanted in the oxide. Placing the phosphorus dopant in a conductor (such as a polysilicon gate) alleviates the polarization problem, thus reducing threshold voltage shifts by more than an order of magnitude. The offset voltage drift with time has been calculated to be typically 0.1 μ V/month, including the first month of operation.

Because of the extremely high input impedance and resulting low bias-current requirements, the TLV234x is well suited for low-level signal processing; however, leakage currents on printed-circuit boards and sockets can easily exceed bias-current requirements and cause a degradation in device performance.



APPLICATION INFORMATION

input characteristics (continued)

It is good practice to include guard rings around inputs (similar to those of Figure 38 in the Parameter Measurement Information section). These guards should be driven from a low-impedance source at the same voltage level as the common-mode input (see Figure 42).

The inputs of any unused amplifiers should be tied to ground to avoid possible oscillation.




Figure 42. Guard-Ring Schemes

noise performance

The noise specifications in operational amplifier circuits are greatly dependent on the current in the first-stage differential amplifier. The low input bias-current requirements of the TLV234x results in a very low noise current, which is insignificant in most applications. This feature makes the device especially favorable over bipolar devices when using values of circuit impedance greater than 50 k Ω , since bipolar devices exhibit greater noise currents.

feedback

Operational amplifiers circuits nearly always employ feedback, and since feedback is the first prerequisite for oscillation, a little caution is appropriate. Most oscillation problems result from driving capacitive loads and ignoring stray input capacitance. A small-value capacitor connected in parallel with the feedback resistor is an effective remedy (see Figure 43). The value of this capacitor is optimized empirically.




Figure 43. Compensation for Input Capacitance

electrostatic-discharge protection

The TLV234x incorporates an internal electrostatic-discharge (ESD)-protection circuit that prevents functional failures at voltages up to 2000 V as tested under MIL-PRF-38535. Method 3015.2. Care should be exercised, however, when handling these devices as exposure to ESD may result in the degradation of the device parametric performance. The protection circuit also causes the input bias currents to be temperature dependent and have the characteristics of a reverse-biased diode.



APPLICATION INFORMATION

latch-up

Because CMOS devices are susceptible to latch-up due to their inherent parasitic thyristors, the TLV234x inputs and outputs are designed to withstand -100-mA surge currents without sustaining latch-up; however, techniques should be used to reduce the chance of latch-up whenever possible. Internal protection diodes should not by design be forward biased. Applied input and output voltage should not exceed the supply voltage by more than 300 mV. Care should be exercised when using capacitive coupling on pulse generators. Supply transients should be shunted by the use of decoupling capacitors (0.1 μ F typical) located across the supply rails as close to the device as possible.

The current path established if latch-up occurs is usually between the positive supply rail and ground and can be triggered by surges on the supply lines and/or voltages on either the output or inputs that exceed the supply voltage. Once latch-up occurs, the current flow is limited only by the impedance of the power supply and the forward resistance of the parasitic thyristor and usually results in the destruction of the device. The chance of latch-up occurring increases with increasing temperature and supply voltages.

output characteristics

The output stage of the TLV234x is designed to sink and source relatively high amounts of current (see Typical Characteristics). If the output is subjected to a short-circuit condition, this high-current capability can cause device damage under certain conditions. Output current capability increases with supply voltage.

Although the TLV234x possesses excellent high-level output voltage and current capability, methods are available for boosting this capability if needed. The simplest method involves the use of a pullup resistor (R_P) connected from the output to the positive supply rail (see Figure 44). There are two disadvantages to the use of this circuit. First, the NMOS pulldown transistor N4 (see equivalent schematic) must sink a comparatively large amount of current. In this circuit, N4 behaves like a linear resistor with an on resistance between approximately 60 Ω and 180 Ω , depending on how hard the operational amplifier input is driven. With very low values of R_P, a voltage offset from 0 V at the output occurs. Secondly, pullup resistor R_P acts as a drain load to N4 and the gain of the operational amplifier is reduced at output voltage levels where N5 is not supplying the output current.




Figure 44. Resistive Pullup to Increase VOH




Figure 45. Test Circuit for Output Characteristics

All operating characteristics of the TLV234x are measured using a 20-pF load. The device drives higher capacitive loads; however, as output load capacitance increases, the resulting response pole occurs at lower frequencies thereby causing ringing, peaking, or even oscillation (see Figure 45 and Figure 46). In many cases, adding some compensation in the form of a series resistor in the feedback loop alleviates the problem.



TYPICAL APPLICATION DATA

output characteristics (continued)




Figure 46. Effect of Capacitive Loads


SLOS194 - FEBRUARY 1997

MECHANICAL INFORMATION

D (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE

14 PIN SHOWN




- NOTES: A. All linear dimensions are in inches (millimeters).
 - B. This drawing is subject to change without notice.
 - C. Body dimensions do not include mold flash or protrusion, not to exceed 0.006 (0,15).
 - D. Four center pins are connected to die mount pad.
 - E. Falls within JEDEC MS-012

MECHANICAL INFORMATION

N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PIN SHOWN



NOTES: A. All linear dimensions are in inches (millimeters).


B. This drawing is subject to change without notice.

C. Falls within JEDEC MS-001 (20 pin package is shorter then MS-001.)

MECHANICAL INFORMATION

P (R-PDIP-T8)

PLASTIC DUAL-IN-LINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).


- B. This drawing is subject to change without notice.
- C. Falls within JEDEC MS-001

MECHANICAL INFORMATION

PW (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE

14 PIN SHOWN



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153

IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated