SCES050L - AUGUST 1995 - REVISED JUNE 1999

- Member of the Texas Instruments Widebus™ Family
- EPIC<sup>™</sup> (Enhanced-Performance Implanted CMOS) Submicron Process
- All Outputs Have Equivalent 26-Ω Series Resistors, So No External Resistors Are Required
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- Package Options Include Plastic Thin Shrink Small-Outline (DGG), Thin Very Small-Outline (DGV), and 300-mil Shrink Small-Outline (DL) Packages

NOTE: For order entry:

The DGG package is abbreviated to G, the DGV package is abbreviated to V, and the DL package is abbreviated to L.

For tape and reel:


The DGGR package is abbreviated to GR, the DGVR package is abbreviated to VR, and the DLR package is abbreviated to LR.

### description

This 12-bit to 24-bit registered bus exchanger is designed for 1.65-V to 3.6-V V<sub>CC</sub> operation.

The SN74ALVCHR16269A is used in applications in which two ports must be multiplexed onto, or demultiplexed from, a single port. It is particularly suitable as an interface between synchronous DRAMs and high-speed microprocessors.

# DGG, DGV, OR DL PACKAGE (TOP VIEW)



NC - No internal connection

Data is stored in the internal B-port registers on the low-to-high transition of the clock (CLK) input when the appropriate clock-enable ( $\overline{\text{CLKENA}}$ ) inputs are low. Proper control of these inputs allows two sequential 12-bit words to be presented as a 24-bit word on the B port. For data transfer in the B-to-A direction, a single storage register is provided. The select ( $\overline{\text{SEL}}$ ) line selects 1B or 2B data for the A outputs. The register on the A output permits the fastest possible data transfer, thus extending the period during which the data is valid on the bus. The control terminals are registered so that all transactions are synchronous with CLK. Data flow is controlled by the active-low output enables ( $\overline{\text{OEA}}$ ,  $\overline{\text{OEB1}}$ , and  $\overline{\text{OEB2}}$ ).



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC and Widebus are trademarks of Texas Instruments Incorporated.



# SN74ALVCHR16269A 12-BIT TO 24-BIT REGISTERED BUS EXCHANGER WITH 3-STATE OUTPUTS

SCES050L - AUGUST 1995 - REVISED JUNE 1999

### description (continued)

To ensure the high-impedance state during power up or power down, a clock pulse should be applied as soon as possible and  $\overline{OE}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver. Due to OE being routed through a register, the active state of the outputs cannot be determined prior to the arrival of the first clock pulse.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

All outputs are designed to sink up to 12 mA, and include equivalent 26-Ω resistors to reduce overshoot and undershoot.

The SN74ALVCHR16269A is characterized for operation from -40°C to 85°C.

# **Function Tables OUTPUT ENABLE**

	INPUTS	OUTPUTS		
CLK	OEA	OEB	Α	1B, 2B
1	Н	Н	Z	Z
1	Н	L	Z	Active
1	L	Н	Active	Z
1	L	L	Active	Active

### **A-TO-B STORAGE** $(\overline{OEB} = L)$

	•				
	INPUTS			OUTI	PUTS
CLKENA1	CLKENA2	CLK	Α	1B	2B
L	Н	$\uparrow$	L	L	2B <sub>0</sub> †
L	Н	$\uparrow$	Н	Н	2B <sub>0</sub> †
L	L	$\uparrow$	L	L	L
L	L	$\uparrow$	Н	Н	Н
Н	L	$\uparrow$	L	1B <sub>0</sub> †	L
Н	L	$\uparrow$	Н	1B <sub>0</sub> †	Н
Н	Н	Χ	X	1B <sub>0</sub> †	2B <sub>0</sub> †

<sup>†</sup>Output level before the indicated steady-state input conditions were established


#### **B-TO-A STORAGE** $(\overline{OEA} = L)$

	INPUTS						
CLK	SEL	1B	2B	Α			
Х	Н	Χ	Х	A <sub>0</sub> †			
Х	L	Χ	X	A <sub>0</sub> † A <sub>0</sub> †			
1	Н	L	X	L			
1	Н	Н	X	Н			
1	L	Χ	L	L			
1	L	Χ	Н	Н			

<sup>†</sup> Output level before the indicated steady-state input conditions were established



# logic diagram (positive logic)





# SN74ALVCHR16269A 12-BIT TO 24-BIT REGISTERED BUS EXCHANGER WITH 3-STATE OUTPUTS

SCES050L - AUGUST 1995 - REVISED JUNE 1999

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage range, V <sub>CC</sub>	
Input voltage range, V <sub>I</sub> : Except I/O ports (see No	ote 1)
I/O ports (see Notes 1 a	nd 2)
Output voltage range, VO (see Notes 1 and 2) .	
Input clamp current, I <sub>IK</sub> (V <sub>I</sub> < 0)	
Output clamp current, I <sub>OK</sub> (V <sub>O</sub> < 0)	–50 mA
Continuous output current, IO	±50 mA
Continuous current through each V <sub>CC</sub> or GND .	±100 mA
Package thermal impedance, $\theta_{JA}$ (see Note 3): I	DGG package 81°C/W
]	DGV package 86°C/W
]	DL package 74°C/W
Storage temperature range, T <sub>stg</sub>	–65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.
  - 2. This value is limited to 4.6 V maximum.
  - 3. The package thermal impedance is calculated in accordance with JESD 51.

## recommended operating conditions (see Note 4)

			MIN	MAX	UNIT
VCC	Supply voltage		1.65	3.6	V
		$V_{CC} = 1.65 \text{ V to } 1.95 \text{ V}$	0.65 × V <sub>CC</sub>		
$\vee_{IH}$	High-level input voltage	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	1.7		V
		$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$	2		
		V <sub>CC</sub> = 1.65 V to 1.95 V		0.35 × V <sub>CC</sub>	
$\vee_{IL}$	Low-level input voltage	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		0.7	V
		$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$		0.8	
٧ <sub>I</sub>	Input voltage	0	VCC	V	
٧o	Output voltage		0	VCC	V
		V <sub>CC</sub> = 1.65 V		-2	
1	High-level output current	V <sub>CC</sub> = 2.3 V		-6	A
ЮН		V <sub>CC</sub> = 2.7 V		-8	mA
		V <sub>CC</sub> = 3 V		-12	
		V <sub>CC</sub> = 1.65 V		2	
la.		V <sub>CC</sub> = 2.3 V	6		
IOL	Low-level output current	V <sub>CC</sub> = 2.7 V		8	mA
		VCC = 3 V		12	
Δt/Δν	Input transition rise or fall rate			10	ns/V
TA	Operating free-air temperature		-40	85	°C

NOTE 4: All unused control inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



# SN74ALVCHR16269A 12-BIT TO 24-BIT REGISTERED BUS EXCHANGER WITH 3-STATE OUTPUTS SCES050L - AUGUST 1995 - REVISED JUNE 1999

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PAF	RAMETER	TEST CONDITIONS	Vcc	MIN	TYP†	MAX	UNIT
		I <sub>OH</sub> = -100 μA	1.65 V to 3.6 V	V <sub>CC</sub> -0	.2		
		I <sub>OH</sub> = -2 mA	1.65 V	1.2			
		$I_{OH} = -4 \text{ mA}$	2.3 V	1.9			
Vон		I <sub>OH</sub> = -6 mA	2.3 V	1.7			V
		10H = -0 IIIA	3 V	2.4			
		$I_{OH} = -8 \text{ mA}$	2.7 V	2			
		I <sub>OH</sub> = −12 mA	3 V	2			
		I <sub>OL</sub> = 100 μA	1.65 V to 3.6 V			0.2	
		$I_{OL} = 2 \text{ mA}$	1.65 V			0.45	
		I <sub>OL</sub> = 4 mA	2.3 V			0.4	
VOL		la. CmA	2.3 V			0.55	V
		I <sub>OL</sub> = 6 mA	3 V			0.55	
		$I_{OL} = 8 \text{ mA}$	2.7 V			0.6	
		I <sub>OL</sub> = 12 mA	3 V			0.8	
lį		$V_I = V_{CC}$ or GND	3.6 V			±5	μΑ
		V <sub>I</sub> = 0.58 V	4.65.V	25			
		V <sub>I</sub> = 1.07 V	1.65 V	-25			
		V <sub>I</sub> = 0.7 V	227	45			
I <sub>I</sub> (hold)		V <sub>I</sub> = 1.7 V	2.3 V	-45			μΑ
		V <sub>I</sub> = 0.8 V	3 V	75			
		V <sub>I</sub> = 2 V	3 V	-75			
		$V_{I} = 0 \text{ to } 3.6 \text{ V}^{\ddagger}$	3.6 V			±500	
loz§		$V_O = V_{CC}$ or GND	3.6 V			±10	μΑ
Icc		$V_I = V_{CC}$ or GND, $I_O = 0$	3.6 V			40	μΑ
Δlcc		One input at V <sub>CC</sub> – 0.6 V, Other inputs at	t V <sub>CC</sub> or GND 3 V to 3.6 V			750	μΑ
Ci	Control inputs	V <sub>I</sub> = V <sub>CC</sub> or GND	3.3 V		5		pF
C <sub>io</sub>	A or B ports	$V_O = V_{CC}$ or GND	3.3 V		8.5		pF

<sup>†</sup> All typical values are at V<sub>CC</sub> = 3.3 V, T<sub>A</sub> = 25°C. ‡ This is the bus-hold maximum dynamic current. It is the minimum overdrive current required to switch the input from one state to another.

<sup>§</sup> For I/O ports, the parameter IOZ includes the input leakage current.

# SN74ALVCHR16269A 12-BIT TO 24-BIT REGISTERED BUS EXCHANGER WITH 3-STATE OUTPUTS

SCES050L - AUGUST 1995 - REVISED JUNE 1999

# timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figures 1 through 3)

			$V_{CC} = 1.8 \text{ V}$ $V_{CC} = 2.5 \text{ V}$ $\pm 0.2 \text{ V}$			V <sub>CC</sub> = 2.7 V		V <sub>CC</sub> = 3.3 V ± 0.3 V		UNIT	
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
fclock	Clock freque	ncy		†		95		115		135	MHz
t <sub>W</sub>	Pulse duration	on, CLK high or low	†		5.2		4.3		3.3		ns
		A data before CLK↑	†		1.4		1.4		1		
		B data before CLK↑	†		1.6		1.5		1.1		
t <sub>su</sub>	Setup time	SEL before CLK↑	†		0.8		1.1		1.3		ns
		CLKENA1 or CLKENA2 before CLK↑	†		0.8		1		0.8		
		OE before CLK↑	†		1.7		1.6		1.2		
		A data after CLK↑	†		0.9		0.9		1.2		
		B data after CLK↑	†		0.8		0.6		1		
th	Hold time	SEL after CLK↑	†		1.1		0.8		1.7		ns
		CLKENA1 or CLKENA2 after CLK↑	†		1.4		1		1.6		
		OE after CLK↑	†		0.9		0.8		1.2		

<sup>&</sup>lt;sup>†</sup> This information was not available at the time of publication.

# switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figures 1 through 3)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>CC</sub> =	1.8 V	V <sub>CC</sub> =	2.5 V 2 V	VCC =	2.7 V	V <sub>CC</sub> =	3.3 V 3 V	UNIT
	(INFO1)	(001F01)	MIN	TYP	MIN	MAX	MIN	MAX	MIN	MAX	
f <sub>max</sub>			†		95		115		135		MHz
	CLK	В		†	2.3	7.7		6.9	2.2	5.8	ns
<sup>t</sup> pd	CLK	А		†	1.9	6.4		5.8	2	5.2	115
	CLK	В		†	2.5	7.7		6.9	2.3	5.8	ne
<sup>t</sup> en		А		†	2.2	6.7		6	2.1	5.3	ns
4	CLK	В		†	3.3	8.1		6.7	2.4	6	ne
<sup>t</sup> dis		А		†	2.7	8		6.2	2.1	6	ns

<sup>†</sup>This information was not available at the time of publication.

# operating characteristics, T<sub>A</sub> = 25°C

PARAMETER			TEST CONDITIONS	V <sub>CC</sub> = 1.8 V	V <sub>CC</sub> = 2.5 V	VCC = 3.3 V	UNIT	
	FARAWIETER	<b>L</b>	1E31 CONDITIONS	TYP	TYP	TYP	UNIT	
<u> </u>	Power dissipation	All outputs enabled	Cı = 0. f = 10 MHz	†	142	172	pF	
C <sub>pd</sub>	capacitance	All outputs disabled	$C_L = 0$ , $f = 10 MHz$	†	115	129	рг	

<sup>†</sup> This information was not available at the time of publication.



**VCC** 

0 V

**VCC** 

0 V

VCC

- Vol


Vон

- 0 V

- tPHZ

V<sub>OH</sub> - 0.15 V

### PARAMETER MEASUREMENT INFORMATION $V_{CC} = 1.8 V$



**tPHL** 

V<sub>CC</sub>/2

VOH

VOL

**PROPAGATION DELAY TIMES** NOTES: A. C<sub>I</sub> includes probe and jig capacitance.

<sup>t</sup>PLH

Output

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_O = 50~\Omega$ ,  $t_f \leq$  2 ns,  $t_f \leq$  2 ns.

tPZH -

V<sub>CC</sub>/2

**VOLTAGE WAVEFORMS** 

**ENABLE AND DISABLE TIMES** 

Output

Waveform 2

(see Note B)

S1 at GND

- D. The outputs are measured one at a time with one transition per measurement.
- E. tpLZ and tpHZ are the same as tdis.


V<sub>CC</sub>/2

**VOLTAGE WAVEFORMS** 

- F. tpzL and tpzH are the same as ten.
- G. tpLH and tpHL are the same as tpd.

Figure 1. Load Circuit and Voltage Waveforms

## PARAMETER MEASUREMENT INFORMATION $V_{CC} = 2.5 V \pm 0.2 V$




NOTES: A. C<sub>I</sub> includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_{\Omega}$  = 50  $\Omega$ ,  $t_{f} \leq$  2 ns,  $t_{f} \leq$  2 ns.
- D. The outputs are measured one at a time with one transition per measurement.
- E. tpLz and tpHz are the same as tdis.
- F. tpzl and tpzH are the same as ten.
- G. tpl H and tpHI are the same as tpd.

Figure 2. Load Circuit and Voltage Waveforms



# PARAMETER MEASUREMENT INFORMATION $V_{CC} = 2.7 \text{ V}$ AND 3.3 V $\pm$ 0.3 V



- NOTES: A. C<sub>L</sub> includes probe and jig capacitance.
  - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
  - C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_O = 50 \Omega$ ,  $t_f \leq$  2.5 ns.  $t_f \leq$  2.5 ns.
  - D. The outputs are measured one at a time with one transition per measurement.
  - E. tpl 7 and tpH7 are the same as tdis.
  - F. tpzL and tpzH are the same as ten.
  - G. tpLH and tpHL are the same as tpd.

Figure 3. Load Circuit and Voltage Waveforms

#### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1999, Texas Instruments Incorporated