
SN74CBTLV16800 **LOW-VOLTAGE 20-BIT FET BUS SWITCH** WITH PRECHARGED OUTPUTS

SCDS045F - DECEMBER 1997 - REVISED MAY 1999



The device is organized as dual 10-bit bus switches with separate output-enable $(\overline{\sf OE})$ inputs. It can be used as two 10-bit bus switches or one 20-bit bus switch. When \overline{OE} is low, the associated 10-bit bus switch is on, and port A is connected to port B. When \overline{OE} is high, the switch is open, the high-impedance state exists between the two ports, and port B is precharged to BIASV through the equivalent of a $10-k\Omega$ resistor.

2A9 23

2A10 🛮

26 2B9

25 2B10

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN74CBTLV16800 is characterized for operation from -40°C to 85°C.

bias voltage (BIASV) to minimize live-insertion

FUNCTION TABLE (each 10-bit bus switch)

INPUT OE	FUNCTION
L	A port = B port
Н	A port = Z B port = BIASV




noise.


Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



logic diagram (positive logic)



simplified schematic, each FET switch



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage range, V _{CC}	0.5 V to 4.6 V
Bias voltage range, BIASV	
Input voltage range, V _I (see Note 1)	
Continuous channel current	128 mA
Input clamp current, I _{IK} (V _I < 0)	
Package thermal impedance, θ _{JA} (see Note 2): DGG pac	kage 89°C/W
DGV pac	kage 93°C/W
DL packa	ge 94°C/W
Storage temperature range, T _{stg}	

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

recommended operating conditions (see Note 3)

					UNIT
V _{CC} Supply voltage			2.3	3.6	V
BIASV	ASV Bias voltage			VCC	V
VIH	$V_{CC} = 2.3 \text{ V to } 2.3 \text{ V}$		1.7		V
	High-level control input voltage	$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$	2		
\/	$V_{CC} = 2.3 \text{ V}$ to 2.7 V			0.7	V
VIL	Low-level control input voltage	$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$		0.8	V
TA	Operating free-air temperature		-40	85	°C

NOTE 3: All unused control inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS			MIN	TYP‡	MAX	UNIT	
VIK		V _{CC} = 3 V,	I _I = -18 mA					-1.2	V
II		$V_{CC} = 3.6 \text{ V},$	$V_I = V_{CC}$ or GND					±1	μΑ
l _{off}	A port	$V_{CC} = 0$,	V _I or V _O = 0 to 3.6 \	J				10	μΑ
IO		$V_{CC} = 3 V$,	BIASV = 2.4 V,	V _O = 0,	OE = VCC		0.25		mA
Icc		V _{CC} = 3.6 V,	I _O = 0,	V _I = V _{CC} or GND				10	μΑ
∆lcc§	Control inputs	V _{CC} = 3.6 V,	One input at 3 V,	Other inputs at Vo	CC or GND			300	μΑ
Ci	Control inputs	V _I = 3 V or 0					4.5		pF
C _{io(OFF}	5)	$V_{O} = 3 \text{ V or } 0,$	Switch off,	BIASV = Open			6.5		pF
r _{on} ¶		$V_{CC} = 2.3 \text{ V},$ TYP at $V_{CC} = 2.5 \text{ V}$	V _I = 0	I _I = 64 mA			5	9	
				I _I = 24 mA			5	9	
			V _I = 1.7 V,	I _I = 15 mA			25	35	Ω
		VCC = 3 V	V _I = 0	I _I = 64 mA			5	7	22
				I _I = 24 mA			5	7]
			V _I = 2.4 V,	I _I = 15 mA			8	15	

[‡] All typical values are at $V_{CC} = 3.3 \text{ V}$ (unless otherwise noted), $T_A = 25^{\circ}\text{C}$.

[¶] Measured by the voltage drop between the A and B terminals at the indicated current through the switch. On-state resistance is determined by the lower of the voltages of the two (A or B) terminals.



NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

^{2.} The package thermal impedance is calculated in accordance with JESD 51.


[§] This is the increase in supply current for each input that is at the specified voltage level rather than V_{CC} or GND.

switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figures 1 and 2)

PARAMETER	TEST CONDITIONS	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 2.5 V ± 0.2 V		V _{CC} = 3.3 V ± 0.3 V		UNIT
				MIN	MAX	MIN	MAX	
t _{pd} †		A or B	B or A		0.35		0.25	ns
^t PZH	BIASV = GND	ŌĒ	A or B	2.9	7.7	2.2	5.5	ns
^t PZL	BIASV = 3 V		V OE AGIB	2.8	6.4	2.1	5.3	115
^t PHZ	BIASV = GND	ŌĒ	A or B	1.4	6.8	2.6	7.6	ns
tPLZ	BIASV = 3 V		AUIB	1.3	4.2	1.5	5.1	115

[†] The propagation delay is the calculated RC time constant of the typical on-state resistance of the switch and the specified load capacitance, when driven by an ideal voltage source (zero output impedance).

PARAMETER MEASUREMENT INFORMATION V_{CC} = 2.5 V \pm 0.2 V




NOTES: A. C_I includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_O = 50~\Omega$, $t_f \leq$ 2 ns. $t_f \leq$ 2 ns.
- D. The outputs are measured one at a time with one transition per measurement.
- E. tpLH and tpHL are the same as tpd.

Figure 1. Load Circuit and Voltage Waveforms



PARAMETER MEASUREMENT INFORMATION $V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$



- NOTES: A. C_I includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_Q = 50 \ \Omega$, $t_\Gamma \leq$ 2.5 ns, $t_f \leq$ 2.5 ns.
 - D. The outputs are measured one at a time with one transition per measurement.
 - E. tpLz and tpHz are the same as tdis.
 - F. tpzL and tpzH are the same as ten.
 - G. tpLH and tpHL are the same as tpd.

Figure 2. Load Circuit and Voltage Waveforms

IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1999, Texas Instruments Incorporated