SCDS038D - DECEMBER 1997 - REVISED JULY 1999

- Standard '126-Type Pinout
- 5-Ω Switch Connection Between Two Ports
- Isolation Under Power-Off Conditions
- Latch-up Performance Exceeds 100 mA per JESD 78, Class II
- Package Options Include Plastic Small-Outline (D), Shrink Small-Outline (DBQ), Thin Very Small-Outline (DGV), and Thin Shrink Small-Outline (PW) Packages

description

The SN74CBTLV3126 quadruple FET bus switch features independent line switches. Each switch is disabled when the associated output-enable (OE) input is low.

To ensure the high-impedance state during power up or power down, OE should be tied to GND through a pulldown resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN74CBTLV3126 is characterized for operation from -40° C to 85° C.

D, DGV, OR PW PACKAGE (TOP VIEW)								
1OE [1	14 V _{CC}							
1A [2	13 4OE							
1B [3	12 4A							
2OE [4	11 4B							
2A [5	10 3OE							
2B [6	9 3A							
GND [7	8 3B							
DBQ PACKAGE (TOP VIEW)								
NC [1	16 V _{CC}							
1OE [2	15 40E							
1A [3	14 4A							
1B [4	13 4B							
2OE [5	12 30E							
2A [6	11 3A							
2B [7	10 3B							
GND [8	9 NC							

NC - No internal connection

FUNCTION TABLE (each bus switch)

INPUT OE	FUNCTION
L	Disconnect
н	A port = B port



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.


PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.




Copyright © 1999, Texas Instruments Incorporated

SCDS038D - DECEMBER 1997 - REVISED JULY 1999

logic diagram (positive logic)



simplified schematic, each FET switch



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

	128 mA	
Input clamp current, I _{IK} (V _{I/O} < 0)	–50 mA	4
Package thermal impedance, θ_{JA} (see Note 2)	: D package 127°C/W	V
	DBQ package 139°C/W	V
	DGV package 182°C/W	V
	PW package 170°C/W	V
Storage temperature range, T _{stg})

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

2. The package thermal impedance is calculated in accordance with JESD 51.



SCDS038D - DECEMBER 1997 - REVISED JULY 1999

recommended operating conditions (see Note 3)

			MIN	MAX	UNIT	
V _{CC} Supply voltage			2.3	3.6	V	
VIH High-level control input voltage	High lovel control input voltage	V_{CC} = 2.3 V to 2.7 V	1.7		V	
	ngn-ievel control input voltage	V _{CC} = 2.7 V to 3.6 V	2		v	
VIL Low-level contro	Low lovel control input veltage	V _{CC} = 2.3 V to 2.7 V		0.7	- v	
	Low-level control input voltage	$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$		0.8		
T _A Operating free-air temperature			-40	85	°C	

NOTE 3: All unused control inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PA	RAMETER	R TEST CONDITIONS		MIN TYP [†]	MAX	UNIT	
VIK		V _{CC} = 3 V,	lj = -18 mA			-1.2	V
lj		V _{CC} = 3.6 V,	$V_I = V_{CC} \text{ or } GND$			±1	μΑ
l _{off}		$V_{CC} = 0,$	V_{I} or $V_{O}=0$ to 4.5 V	V		10	μΑ
ICC		V _{CC} = 3.6 V,	IO = 0,	$V_I = V_{CC}$ or GND		10	μΑ
ΔI_{CC}^{\ddagger}	Control inputs	V _{CC} = 3.6 V,	One input at 3 V,	Other inputs at V_{CC} or GND		300	μA
Ci	Control inputs	V _I = 3 V or 0			2.5		pF
C _{io(OFI}	F)	V _O = 3 V or 0,	OE = VCC		7		pF
r _{on} §		$V_{CC} = 2.3 V,$ TYP at $V_{CC} = 2.5 V$	N/- 0	lj = 64 mA	5	8	
			VI = 0	lj = 24 mA	5	8	
			V _I = 1.7 V,	lj = 15 mA	27	40	Ω
		$V_{CC} = 3 V$		lj = 64 mA	5	7	
			$V_{I} = 0$	lj = 24 mA	5	7	
			V _I = 2.4 V,	lj = 15 mA	10	15	

[†] All typical values are at V_{CC} = 3.3 V (unless otherwise noted), T_A = 25°C.

[‡]This is the increase in supply current for each input that is at the specified voltage level rather than V_{CC} or GND.

§ Measured by the voltage drop between the A and B terminals at the indicated current through the switch. On-state resistance is determined by the lower of the voltages of the two (A or B) terminals.


switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figures 1 and 2)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 2.5 V ± 0.2 V		V _{CC} = 3.3 V ± 0.3 V		UNIT
	(INFOT)	(001-01)	MIN	MAX	MIN	MAX	
t _{pd} ¶	A or B	B or A		0.35		0.25	ns
ten	OE	A or B	1.6	4.5	1.9	4.2	ns
t _{dis}	OE	A or B	1.3	4.7	1	4.8	ns

The propagation delay is the calculated RC time constant of the typical on-state resistance of the switch and the specified load capacitance, when driven by an ideal voltage source (zero output impedance).



SCDS038D - DECEMBER 1997 - REVISED JULY 1999




NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , t_f \leq 2 ns, t_f \leq 2 ns.
- D. The outputs are measured one at a time with one transition per measurement.
- E. tpLz and tpHz are the same as tdis.
- F. tpzL and tpzH are the same as ten.
- G. t_{PLH} and t_{PHL} are the same as t_{pd} .

Figure 1. Load Circuit and Voltage Waveforms



SCDS038D - DECEMBER 1997 - REVISED JULY 1999



PARAMETER MEASUREMENT INFORMATION

NOTES: A. CL includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , t_f \leq 2 ns, t_f \leq 2 ns.
- D. The outputs are measured one at a time with one transition per measurement.
- E. tpLZ and tpHZ are the same as tdis.
- F. t_{PZL} and t_{PZH} are the same as t_{en} .
- G. tPLH and tPHL are the same as tpd.

Figure 2. Load Circuit and Voltage Waveforms



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1999, Texas Instruments Incorporated