- $5-\Omega$ Switch Connection Between Two Ports
- Isolation Under Power-Off Conditions
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model ( $\mathrm{C}=200 \mathrm{pF}, \mathrm{R}=0$ )
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- Package Options Include Shrink Small-Outline (DBQ), Thin Very Small-Outline (DGV), Small-Outline (DW), and Thin Shrink Small-Outline (PW) Packages


## description

The SN74CBTLV3384 provides ten bits of high-speed bus switching. The low on-state resistance of the switch allows connections to be made with minimal propagation delay.
The device is organized as dual 5 -bit bus switches with separate output-enable ( $\overline{\mathrm{OE}})$ inputs. It can be used as two 5 -bit bus switches or one 10 -bit bus switch. When $\overline{O E}$ is low, the associated 5 -bit bus switch is on and A port is connected to B port. When $\overline{\mathrm{OE}}$ is high, the switch is open, and the high-impedance state exists between the two ports.
To ensure the high-impedance state during power up or power down, $\overline{\mathrm{OE}}$ should be tied to $\mathrm{V}_{\mathrm{CC}}$ through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.
The SN74CBTLV3384 is characterized for operation from $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$.

| FUNCTION TABLE <br> (each 5-bit bus switch) |  |  |  |
| :--- | :---: | :---: | :---: |
| INPUTS  INPUTS/OUTPUTS  <br> 1 $\overline{\mathrm{OE}}$ $\mathbf{2 \overline { O E }}$ 1B1-1B5 2B1-2B5 <br> L L 1A1-1A5 2A1-2A5 <br> L H 1A1-1A5 Z <br> H L Z 2A1-2A5 <br> H H Z Z |  |  |  |

## logic diagram (positive logic)



## simplified schematic, each FET switch


absolute maximum ratings over operating free-air temperature range (unless otherwise noted) $\dagger$

Input voltage range, $\mathrm{V}_{\mathrm{l}}$ (see Note 1) ........................................................... -0.5 V to 4.6 V
Continuous channel current .............................................................................................. 28 mA

Package thermal impedance, $\theta_{J A}$ (see Note 2): DBQ package ..................................... $61^{\circ} \mathrm{C} / \mathrm{W}$
DGV package ............................................. $86^{\circ} \mathrm{C} / \mathrm{W}$
DW package ........................................ $46^{\circ} \mathrm{C} / \mathrm{W}$
PW package ........................................ $88^{\circ} \mathrm{C} / \mathrm{W}$

$\dagger$ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
2. The package thermal impedance is calculated in accordance with JESD 51.

## recommended operating conditions (see Note 3)

|  |  |  | MIN | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply voltage |  | 2.3 | 3.6 | V |
| VIH | High-level control input voltage | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ to 2.7 V | 1.7 |  | V |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ to 3.6 V | 2 |  |  |
| VIL | Low-level control input voltage | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ to 2.7 V |  | 0.7 | V |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ to 3.6 V |  | 0.8 |  |
| TA | Operating free-air temperature |  | -40 | 85 | ${ }^{\circ} \mathrm{C}$ |

NOTE 3: All unused control inputs of the device must be held at $\mathrm{V}_{\mathrm{CC}}$ or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.
electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER |  | TEST CONDITIONS |  |  | MIN | TYP $\dagger$ | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {IK }}$ |  | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}$, | $\boldsymbol{I}=-18 \mathrm{~mA}$ |  |  |  | -1.2 | V |
| I |  | $\mathrm{V}_{\mathrm{CC}}=3.6 \mathrm{~V}$, | $\mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{CC}}$ or GND |  |  |  | $\pm 1$ | $\mu \mathrm{A}$ |
| loff |  | $\mathrm{V}_{\mathrm{CC}}=0$, | $\mathrm{V}_{1}$ or $\mathrm{V}_{\mathrm{O}}=0$ to 3.6 V |  |  |  | 10 | $\mu \mathrm{A}$ |
| ICC |  | $\mathrm{V}_{\mathrm{CC}}=3.6 \mathrm{~V}$, | $\mathrm{l} \mathrm{O}=0$, | $\mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{CC}}$ or GND |  |  | 10 | $\mu \mathrm{A}$ |
| ${ }^{\text {l }} \mathrm{CC}{ }^{\ddagger}$ | Control inputs | $\mathrm{V}_{\mathrm{CC}}=3.6 \mathrm{~V}$, |  | Other inputs at $\mathrm{V}_{\mathrm{CC}}$ or GND |  |  | 300 | $\mu \mathrm{A}$ |
| $\mathrm{C}_{\mathrm{i}}$ | Control inputs | $\mathrm{V}_{\mathrm{I}}=3 \mathrm{~V}$ or 0 |  |  |  | 4.5 |  | pF |
| $\mathrm{C}_{\mathrm{io} \text { (OFF) }}$ |  | $\mathrm{V}_{\mathrm{O}}=3 \mathrm{~V}$ or 0 , | $\overline{\mathrm{OE}}=\mathrm{V}_{\mathrm{CC}}$ |  |  | 10 |  | pF |
| $\mathrm{r}_{\mathrm{on}}$ § |  | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}, \\ & \mathrm{TYP} \text { at } \mathrm{V}_{\mathrm{CC}}=2.5 \mathrm{~V} \end{aligned}$ | $\mathrm{V}_{1}=0$ | I $=64 \mathrm{~mA}$ |  | 5 | 8 | $\Omega$ |
|  |  | I $=24 \mathrm{~mA}$ |  |  | 5 | 8 |  |
|  |  | V I $=1.7 \mathrm{~V}$, | $\mathrm{I}=15 \mathrm{~mA}$ |  | 27 | 40 |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}$ | $\mathrm{V}_{\mathrm{I}}=0$ | I $=64 \mathrm{~mA}$ |  | 5 | 7 |  |
|  |  | $\mathrm{I}=24 \mathrm{~mA}$ |  |  | 5 | 7 |  |
|  |  | $\mathrm{V}_{\mathrm{I}}=2.4 \mathrm{~V}$, | $\mathrm{I}=15 \mathrm{~mA}$ |  | 10 | 15 |  |

$\dagger$ All typical values are at $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}$ (unless otherwise noted), $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
$\ddagger$ This is the increase in supply current for each input that is at the specified voltage level rather than $\mathrm{V}_{\mathrm{CC}}$ or GND .
$\S$ Measured by the voltage drop between the $A$ and $B$ terminals at the indicated current through the switch. On-state resistance is determined by the lower of the voltages of the two ( $A$ or $B$ ) terminals.
switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figures 1 and 2)

| PARAMETER | FROM (INPUT) | TO (OUTPUT) | $\begin{gathered} \hline \mathrm{V}_{\mathrm{CC}}=2.5 \mathrm{~V} \\ \pm 0.2 \mathrm{~V} \end{gathered}$ |  | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V} \\ \pm 0.3 \mathrm{~V} \end{gathered}$ |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | MAX | MIN | MAX |  |
| $t_{p d}{ }^{\text {I }}$ | A or B | B or A |  | 0.35 |  | 0.25 | ns |
| $\mathrm{t}_{\text {en }}$ | $\overline{\mathrm{OE}}$ | A or B | 1 | 5 | 1 | 4.3 | ns |
| ${ }^{\text {dis }}$ | $\overline{\mathrm{OE}}$ | A or B | 1 | 5.5 | 1 | 5.5 | ns |

TThe propagation delay is the calculated $R C$ time constant of the typical on-state resistance of the switch and the specified load capacitance, when driven by an ideal voltage source (zero output impedance).

PARAMETER MEASUREMENT INFORMATION

$$
\mathrm{V}_{\mathrm{CC}}=2.5 \mathrm{~V} \pm 0.2 \mathrm{~V}
$$



VOLTAGE WAVEFORMS PROPAGATION DELAY TIMES

| TEST | S1 |
| :---: | :---: |
| $\mathrm{t}_{\text {pd }}$ | Open |
| $\mathrm{tPLZ}^{\prime} \mathrm{t}^{\text {PZL }}$ | $2 \times \mathrm{V}_{\mathrm{CC}}$ |
| $\mathrm{t}_{\mathrm{PHZ}} / \mathrm{t}_{\mathrm{PZH}}$ | GND |



VOLTAGE WAVEFORMS ENABLE AND DISABLE TIMES

NOTES: A. $C_{L}$ includes probe and jig capacitance.
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
C. All input pulses are supplied by generators having the following characteristics: $\mathrm{PRR} \leq 10 \mathrm{MHz}, \mathrm{Z}_{\mathrm{O}}=50 \Omega, \mathrm{t}_{\mathrm{r}} \leq 2 \mathrm{~ns}, \mathrm{t}_{\mathrm{f}} \leq 2 \mathrm{~ns}$.
D. The outputs are measured one at a time with one transition per measurement.
E. tpLZ and tPHZ are the same as $\mathrm{t}_{\text {dis }}$.
F. tPZL and tPZH are the same as ten.
G. $\quad$ tPLH and tPHL are the same as $\mathrm{t}_{\mathrm{pd}}$.

Figure 1. Load Circuit and Voltage Waveforms

## PARAMETER MEASUREMENT INFORMATION <br> $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V} \pm 0.3 \mathrm{~V}$



VOLTAGE WAVEFORMS PROPAGATION DELAY TIMES

| TEST | S1 |
| :---: | :---: |
| $\mathrm{t}_{\text {pd }}$ | Open |
| $\mathrm{t}_{\mathrm{PLZ}} / \mathrm{t}_{\mathrm{PZL}}$ | $2 \times \mathrm{V}_{\mathrm{CC}}$ |
| $\mathrm{t}_{\mathrm{PHZ}} / \mathrm{t}_{\mathrm{PZH}}$ | GND |



VOLTAGE WAVEFORMS ENABLE AND DISABLE TIMES

NOTES: A. $\mathrm{C}_{\mathrm{L}}$ includes probe and jig capacitance.
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
C. All input pulses are supplied by generators having the following characteristics: $\mathrm{PRR} \leq 10 \mathrm{MHz}, \mathrm{Z}_{\mathrm{O}}=50 \Omega, \mathrm{t}_{\mathrm{r}} \leq 2 \mathrm{~ns}, \mathrm{t}_{\mathrm{f}} \leq 2 \mathrm{~ns}$.
D. The outputs are measured one at a time with one transition per measurement.
E. $\quad$ PPLZ and tPHZ are the same as $\mathrm{t}_{\mathrm{di}}$.
F. $t_{P Z L}$ and $t_{P Z H}$ are the same as $t_{e n}$.
G. $\mathrm{t}_{\mathrm{PLH}}$ and tPHL are the same as $\mathrm{t}_{\mathrm{pd}}$.

Figure 2. Load Circuit and Voltage Waveforms

## IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. Tl's publication of information regarding any third party's products or services does not constitute Tl's approval, warranty or endorsement thereof.

