SLIS088 - SEPTEMBER 1998

- **Serial or Parallel Control of Gate Outputs**
- Sleep State for Low Quiescent Current
- **Independent On-State Source Short-to-Ground (Shorted-Load) Detection/Protection**
- **Independent On-State Over-Current Detection/Protection With Dynamic Fault** Threshold
- **Independent Off-State Open-Load Detection**
- **Supply Over-Voltage Lockout Protection**
- **Asynchronous Open-Drain Fault Interrupt** Terminal to Flag Fault Conditions. Output Can be OR'ed With Multiple Devices
- **Encoded Fault Status Reporting Through Serial Output Terminal (2-Bits Per Channel)**
- **Programmable On-State Fault Deglitch Timers**
- **High Impedance CMOS Compatible Inputs** With Hysteresis
- Fault Mode Selection: Outputs Latched Off or Switched at Low Duty Cycle
- **Device Can be Cascaded With Serial** Interface

|                        | (TOP VIEW | ') |                         |
|------------------------|-----------|----|-------------------------|
| CS                     | 10        | 32 | PGND                    |
| SD0                    | 2         | 31 | $\square$ $V_{(PWR)}$   |
| SDI 🗆                  | 3         | 30 | CP1                     |
| SCLK                   | 4         | 29 | □□□ CP2                 |
| AR_ENBL $\Box$         | 5         | 28 | □□ V <sub>(CP)</sub>    |
| GND □□                 | 6         | 27 | □□ GATÉ1                |
| IN1 🗆                  | 7         | 26 | □□ SRC1                 |
| IN2 🗆                  | 8         | 25 | □□ GATE2                |
| IN3 🗆                  | 9         | 24 | □□ SRC2                 |
| IN4 🗆                  | 10        | 23 | □□□ GATE3               |
| V <sub>CC</sub> □□     | 11        | 22 | □□ SRC3                 |
| V <sub>(PK_A)</sub> □□ | 12        | 21 | □□□ GATE4               |
| V <sub>(PK_B)</sub> □□ | 13        | 20 | □□ SRC4                 |
| V <sub>(COMP1)</sub>   | 14        | 19 | □□ FLT                  |
| V <sub>(COMP2)</sub>   | 15        | 18 | □□ RESET                |
| V <sub>(COMP3)</sub>   | 16        | 17 | □□ V <sub>(COMP4)</sub> |

DA PACKAGE

(TOP VIEW)

### description

The TPIC44H01 is a four channel high-side pre-FET driver which provides serial or parallel input interface to control four external NMOS power FETs. It is designed for use in low frequency switching applications for resistive or inductive loads, including solenoids and incandescent bulbs.

Each channel has over-current, short-to-ground, and open-load detection that is flagged through the FLT pin and distinguished through the serial interface. Over-current thresholds are set through the V<sub>(PK x)</sub> and V<sub>(COMP1-4)</sub> pins. Short-to-ground and open-load thresholds are set internally to approximately 2.5 V. The AR\_ENBL pin is used to define the operation of the device during a fault condition, allowing the outputs to either latch off or to enter a low duty cycle, auto-retry mode. An over-voltage lockout circuit on V<sub>(PWR)</sub> protects the device and the external FETs. A low current sleep state mode is provided to allow the TPIC44H01 to be used in applications where V<sub>(PWR)</sub> is connected directly to the battery. An internal charge pump allows the use of N-channel FETs for high-side drive applications, while current-limit gate drive provides slope control for reduced

By having the unique ability to develop a dynamic over-current threshold, the TPIC44H01 can be used to drive incandescent bulbs with long inrush currents without falsely flagging a fault. Likewise, the user can select an internally set over-current threshold of ~1.25 V by pulling the respective V<sub>(COMP1-4)</sub> pin to V<sub>CC</sub>.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

TI is a trademark of Texas Instruments Incorporated.



SLIS088 - SEPTEMBER 1998


# description (continued)

The 8-bit serial peripheral interface (SPI) allows the user to command any of the four outputs on or off, to program one of eight possible open-load, over-current, and short-load fault deglitch timer settings, and to engage the sleep state. Data is clocked into the SDI pin on the rising edge of SCLK and clocked out of the SDO pin on the SCLK falling edge. The serial input bits are logic OR'ed with the IN1-IN4 parallel inputs pins. The serial interface is also used to read normal-load, open-load, over-current, and short-to-ground conditions for each channel. Over-voltage lockout can be detected when the  $\overline{\text{FLT}}$  pin is low and no bits are set in the SDO register. Multiple TPIC44H01 devices may be cascaded together using the serial interface to further reduce I/O lines from the host controller.



SLIS088 - SEPTEMBER 1998

## schematic/block diagram



SLIS088 - SEPTEMBER 1998

# **Terminal Functions**

| PIN<br>NO.        | PIN<br>NAME       | I/O | DESCRIPTION   |
|-------------------|-------------------|-----|---|
| 1                 | CS                | I   | Chip Select. $\overline{CS}$ is an active low, logic level input with internal pullup. A logic level low on $\overline{CS}$ enables the serial interface and refreshes the fault interrupt ( $\overline{FLT}$ ). A high on $\overline{CS}$ enables the serial register to serve as the fault data register.   |
| 2                 | SDO               | 0   | Serial Data Output. SDO is a logic level, tri-state output that transfers fault data to the host controller. Serial input data passes to the next stage for cascade operation. SDO is forced into a high impendance state when CS terminal is in a high state. When CS is in a low state, data is clocked out on each falling edge of SCLK.                       |
| 3                 | SDI               | I   | Serial Data Input. SDI is a logic level input with hysteresis and internal pulldown. Gate drive output control data is clocked into the serial register using SDI. A high SDI bit programs a particular gate output on, and a low turns it off, as long as the parallel input is off (OR function).   |
| 4                 | SCLK              | I   | Serial Clock. SCLK is a logic level input with hysteresis and internal pulldown. SCLK clocks data at the SDI terminal into the input serial shift register on each rising edge, and shifts out fault data (and serial input data for cascaded operation) to the SDO pin on each falling edge.   |
| 5                 | AR_ENBL           | I   | Auto-Retry Enable. AR_ENBL is a logic level input with hysteresis and internal pulldown. When AR_ENBL=0, an over-current/short-to-ground fault latches the channel off. When AR_ENBL = 1, an over-current/short-to-ground fault engages a low duty cycle operation.   |
| 6                 | GND               | ı   | Analog ground and substrate connection  |
| 7–10              | IN1-4             | I   | Parallel Inputs. IN1-4 are logic level inputs with hysteresis and internal pulldown. IN1–4 provide real-time control of gate pre-drive circuitry. A high on IN1-4 will turn on corresponding gate drive outputs (GATE1-4). Gate output status is a logic OR function of the parallel inputs and the serial input bits.  |
| 11                | Vcc               | I   | 5-V logic supply voltage  |
| 12                | V(PK_A)           | ı   | Dynamic over-current fault threshold peak voltage that is shared by channels 1 and 2  |
| 13                | V(PK_B)           | ı   | Dynamic over-current fault threshold peak voltage that is shared by channels 3 and 4  |
| 14–17             | V(COMP1-4)        | I   | Fault Reference Voltage. $V_{(COMP1-4)}$ are used to provide an external fault reference voltage for the over-current fault detection circuitry. It is also used to generate a dynamic threshold when used in conjunction with $V_{(PK\_x)}$ . To guarantee $V_{(COMP)}$ stability, a minimum of 100 pF capacitance should be placed from $V_{(COMP)}$ to ground. |
| 18                | RESET             | I   | Reset. RESET is an active low, logic level input with hysteresis and internal pullup. A low on RESET clears all registers and fault bits. All gate outputs are turned off and a latched FLT interrupt is cleared.   |
| 19                | FLT               | 0   | Fault Interrupt. FLT is an active low, logic level, open-drain output providing real-time latched fault interrupts for fault detection. A latched FLT is cleared only by a low on CS. The FLT terminal can be OR'ed with other devices for fault interrupt handling. An external pullup is required.  |
| 20, 22,<br>24, 26 | SRC1-4            | I   | FET Source Inputs. These inputs are used for both open-load and over-current fault detection at the source of the external FETs.  |
| 21, 23,<br>25, 27 | GATE1-4           | 0   | Gate Drive Outputs. Output voltage is derived from $V_{(CP)}$ supply voltage. Internal clamps prevent the voltage on these nodes, with respect to SRC1-4, from exceeding the $V_{GS}$ rating of most FETs.  |
| 28                | V <sub>(CP)</sub> | 0   | Charge pump voltage storage capacitor and supply pin to high-side gate drives   |
| 29                | CP2               | 0   | Charge pump capacitor terminal  |
| 30                | CP1               | 0   | Charge pump capacitor terminal  |
| 31                | V(PWR)            | I   | Power supply voltage input  |
| 32                | PGND              | I   | Power ground for charge pump  |



SLIS088 - SEPTEMBER 1998

# absolute maximum ratings over operating free-air temperature (unless otherwise noted)†

| Logic supply voltage range, V <sub>CC</sub> (see Note 1)       | $-0.3$ V to 7 V                               |
|--|---|
| Power supply voltage range, V <sub>(PWR)</sub> (see Note 1)    | $\dots \dots -0.3 \text{ V to } 40 \text{ V}$ |
| Input voltage range, V <sub>I</sub> (see Note 1)               |   |
| Output voltage range, V <sub>O</sub> (SDO and FLT, see Note 1) |   |
| Source input voltage, V <sub>I(SRCx)</sub> (see Note 1)        | 3 V to 40 V                                   |
| Output voltage, V <sub>O(GATEx)</sub> (see Note 1)             |   |
| Logic input current, I <sub>I</sub>                            |   |
| Operating case temperature range, T <sub>C</sub>               | 40°C to 125°C                                 |
| Operating virtual junction temperature range, T <sub>J</sub>   | 40°C to 150°C                                 |
| Storage temperature range, T <sub>sto</sub>                    | 65°C to 150°C                                 |

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

### recommended operating conditions

|  | MIN                 | TYP | MAX                 | UNIT |
|--|---------------------|-----|---------------------|------|
| Logic supply voltage, V <sub>CC</sub>  | 4.5                 | 5   | 5.5                 | V    |
| Power supply voltage, V <sub>(PWR)</sub>                                       | 8                   |     | 24                  | V    |
| High level logic input voltage, VIH (all logic inputs except RESET)            | 0.7×V <sub>CC</sub> |     | VCC                 | V    |
| Low level logic input voltage, V <sub>IL</sub> (all logic inputs except RESET) | 0                   |     | 0.3×V <sub>CC</sub> | V    |
| Setup time, SDI high before SCLK rising edge, t <sub>SU</sub> (see Figure 5)   | 10                  |     |                     | ns   |
| Hold time, SDI high after SCLK rising edge, th (see Figure 5)                  | 10                  |     |                     | ns   |
| Operating case temperature, T <sub>C</sub>                                     | -40                 |     | 125                 | °C   |

### thermal resistance

|                 | PARAMETER                              | TEST CONDITIONS                         | MIN | TYP   | MAX | UNIT |
|-----------------|--|---|-----|-------|-----|------|
| $R_{\theta JA}$ | Junction-to-ambient thermal resistance | Using JEDEC, low K, board configuration |     | 86.04 |     | °C/W |
| $R_{\theta JC}$ | Junction-to-case thermal resistance    |   |     | 7.32  |     | °C/W |



NOTE 1: All voltage values are with respect to GND.

SLIS088 - SEPTEMBER 1998

# electrical characteristics over recommended operating case temperature and supply voltage range (unless otherwise noted) $\!\!\!\!\!\!^{\dagger}$

| PA                      | RAMETER  | TEST CONDITIONS   | MIN                     | TYP                     | MAX       | UNIT |
|-------------------------|--|---|-------------------------|-------------------------|-----------|------|
| I(PWR)                  | V <sub>(PWR)</sub> supplycurrent                 | All outputs off, V(PWR)= 12 V   | 2                       | 4                       | 6         | mA   |
| ІССН                    | 5-V supply current                               | All outputs off, $V_{CC} = 5.5 \text{ V}$   | 3                       | 4                       | 5         | mA   |
| I(PWR-sleep)            | Sleep state current (I <sub>PWR</sub> )          | Sleep state (all outputs off),<br>V <sub>CC</sub> = 5.5 V, V <sub>(PWR)</sub> = 12 V, T <sub>C</sub> = 25°C           |                         | 15                      | 40        | μА   |
| ICCL(sleep)             | Sleep state current (I <sub>CCL</sub> )          | Sleep state (all outputs off),<br>V <sub>CC</sub> = 5.5 V, V <sub>(PWR)</sub> = 12 V, T <sub>C</sub> = 25°C           | 30 40                   |                         | μА        |      |
| VIT(POR)                | Power-on reset threshold, V <sub>CC</sub>        | $V_{(PWR)} = 5.5 \text{ V}, V_{CC} \text{ increasing}$  | 3.4                     | 3.9                     | 4.4       | V    |
| V <sub>hys</sub> (POR)  | Power-on reset threshold hysteresis, VCC         | V <sub>(PWR)</sub> = 5.5 V, V <sub>CC</sub> decreasing  | 100                     | 300                     | 500       | mV   |
|                         |  | $V_{(PWR)} > 24 \text{ V, CP} = 0.01 \mu\text{F, CS} = 0.1 \mu\text{F,}$<br>$I_{(CP)} = -2 \text{ mA, See Figure 8}$  |                         | 40                      | 44        | V    |
| V(CD)                   | Charge pump voltage                              | $V_{(PWR)} = 24 \text{ V, CP} = 0.01 \mu\text{F, CS} = 0.1 \mu\text{F,}$<br>$I_{(CP)} = -2 \text{mA}$ , See Figure 8  | 38                      | 40                      | 42        | V    |
| V(CP)                   | Onlarge pump voltage                             | $V_{(PWR)} = 8 \text{ V, CP} = 0.01 \mu\text{F, CS} = 0.1 \mu\text{F,}$<br>$I_{(CP)} = -2 \text{mA, See Figure 8}$    | 11.5                    | 13.5                    |           | V    |
|                         |  | $V_{(PWR)} = 5.5 \text{ V, CP} = 0.01 \mu\text{F,}$<br>CS = 0.1 $\mu\text{F, I}_{(CP)} = -2 \text{ mA, See Figure 8}$ | 6.8                     | 7.5                     |           | V    |
| V(OVLO)                 | Over-supply voltage lockout                      | Gate disabled, See Figure 10  | 27.5                    | 30                      | 32.5      | V    |
| V <sub>hys</sub> (OV)   | Over-supply voltage reset hysteresis             | See Figure 10   | 0.5                     | 1                       | 2         | V    |
| l v -                   | Gate drive voltage                               | 8 V < $V_{(PWR)}$ < 24 V, $I_{O}$ = -100 $\mu$ A, All channels on, See Note 2   | V <sub>(PWR)</sub> +4   |                         | V(PWR)+18 | V    |
| VG                      |  | $5.5~V < V(PWR) < 8~V, I_O = -100~\mu A,$ All channels on, See Note 2   | V <sub>(PWR)</sub> +1.5 | V <sub>(PWR)</sub> +3.5 |           | V    |
| VG(sleep)               | External gate sleep state voltage                | I <sub>O</sub> = 100 μA, RESET = CS = 0 V   | 0                       | 100                     | 300       | mV   |
| VGS(clamp)              | Gate-to-source clamp voltage                     | SRCx = 0 V, Output on   | 15                      | 17                      | 19.5      | V    |
| VSG(clamp)              | Source-to-gate clamp voltage                     | Output off, I <sub>I</sub> = 100 μA   | 6.5                     | 8                       | 9.5       | V    |
| lo(cno:-)               | Gate drive source                                | $V_G = 0 \text{ V}, V_{(PWR)} = 12 \text{ V}$   | -2.3                    | -3                      | -3.7      | mA   |
| <sup>I</sup> G(SRCx)    | current  | $V_G = 10 \text{ V}, V_{(PWR)} = 12 \text{ V}$  | -1.4                    | -2                      | -2.6      |      |
| <sup>I</sup> G(SNKx)    | Gate drive sink                                  | $V_G = 2 \text{ V}, V_{(PWR)} = 12 \text{ V}$   | 1                       | 1.5                     | 2         | mA   |
| ·G(SINKX)               | current  | $V_G = V_{(PWR)} = 12 V$  | 2                       | 2.6                     | 3.2       | , \  |
| V(open)                 | SRCx pin off-state open-load detection threshold | All outputs off, See Figure 11  | 1.9                     | 2.4                     | 2.6       | V    |
| V <sub>hys</sub> (open) | Off-state open-load hysteresis                   | All outputs off   | -50                     | -150                    | -300      | mV   |

<sup>†</sup> Device will function with degraded performance for a power supply voltage between 5.5 V and 8 V. NOTE 2: For characterization purposes only, not implemented in production testing.



SLIS088 - SEPTEMBER 1998

# electrical characteristics over recommended operating case temperature and supply voltage range (unless otherwise noted)<sup>†</sup> (continued)

| PA                       | ARAMETER  | TEST CONDITIONS                                       | MIN                                 | TYP  | MAX                                 | UNIT |
|--------------------------|---|---|-------------------------------------|------|-------------------------------------|------|
| I(open)                  | Off-state open-load detection current                                   | All outputs off                                       | -20                                 | -50  | -70                                 | μΑ   |
|                          | Drain-to-source   | $V_{(COMPx)} > V_{CC} - 250 \text{ mV}$               | 1                                   | 1.25 | 1.5                                 | V    |
| V(OVDS)                  | over-voltage  | 0.1 V < V(COMPx) < 2.5 V,<br>See Figures 12 and 13    | 0.95×V <sub>(COMPx)</sub> -15<br>mV |      | 1.05×V <sub>(COMPx)</sub> +15<br>mV | ٧    |
| V(STG)                   | On-state<br>short-to-ground<br>detection voltage                        | See Figure 17   | 1.9                                 | 2.35 | 2.6                                 | V    |
| V <sub>hys</sub> (STG)   | On-state<br>short-to-ground<br>hysteresis                               |   | -50                                 | -150 | -300                                | mV   |
| I(pullup)                | Logic input pullup<br>current<br>(CS, RESET)                            | V <sub>CC</sub> = 5 V, V <sub>IN</sub> = 0 V          | -5                                  | -20  | -50                                 | μΑ   |
| I(pulldown)              | Logic input pulldown<br>current (IN1-4, SCLK,<br>SDI, AR_ENBL)          | V <sub>CC</sub> = 5 V, V <sub>IN</sub> = 5 V          | 5                                   | 20   | 50                                  | μΑ   |
| V <sub>hys</sub>         | Logic input voltage<br>hysteresis (IN1-4,<br>SCLK, SDI, AR_ENBL,<br>CS) | V <sub>CC</sub> = 5 V                                 | 0.5                                 | 0.8  | 1.2                                 | V    |
| VOH                      | High level serial output voltage  | I <sub>O</sub> = -1 mA                                | 0.8×V <sub>CC</sub>                 | 4.96 |                                     | V    |
| VOL                      | Low level serial output voltage   | I <sub>O</sub> = 1 mA                                 | 0                                   | 100  | 400                                 | mV   |
| loz                      | Serial data output tri-state current                                    | V(SDO) = 5.5 V to 0 V,<br>VCC = 5.5 V                 | -35                                 | 1    | 35                                  | μΑ   |
| VOL(FLT)                 | FLT low level output voltage  | ΙΟ = 220 μΑ   | 0                                   | 30   | 350                                 | mV   |
| I <sub>lkg(FLT)</sub>    | FLT leakage current   | R <sub>(pullup)</sub> = 25 K, V <sub>CC</sub> = 5.5 V | 0                                   | 1    | 20                                  | μΑ   |
| VIH(RESET)               | RESET high level logic input voltage                                    |   | 1.9                                 | 2.2  | Vcc                                 | V    |
| VIL(RESET)               | RESET low level logic input voltage                                     |   | 0                                   | 1.2  | 1.4                                 | V    |
| V <sub>hys</sub> (RESET) | Logic input <u>voltage</u><br>hysteresis (RESET)                        | V <sub>CC</sub> = 5 V                                 | 0.6                                 | 1    | 1.4                                 | V    |

<sup>†</sup> Device will function with degraded performance for a power supply voltage between 5.5 V and 8 V.

SLIS088 - SEPTEMBER 1998

# switching characteristics, $V_{CC}$ = 5 V, $V_{(PWR)}$ = 12 V, $T_{C}$ = 25°C

|                         | PARAMETER  | TEST CONDITIONS  | MIN | TYP | MAX | UNIT |
|-------------------------|--|--|-----|-----|-----|------|
| t(STG)                  | Short-to-ground deglitch time  |  |     | 16  |     | μs   |
| t(OC)                   | Over-current deglitch time   | SDI bits DG1-3 = 0 (default after POR),                            |     | 120 |     | μs   |
| t(OL)                   | Open-load deglitch time  | See Figures 11, 12, and 17 and Table 4                             |     | 120 |     | μs   |
| t(retry)                | Auto-retry time  |  |     | 15  |     | ms   |
| <sup>t</sup> PLH        | Propagation turn-on delay, $\overline{\text{CS}}$ or IN1 – 4 to GATE1 – 4        | 0 400 a 5 0 6 5 5 5 6 6 6 6 6 6 6 6 6 6 6 6 6 6                    |     | 5   |     | μs   |
| <sup>t</sup> PHL        | Propagation turn-off delay, $\overline{\text{CS}}$ or IN1 – 4 to GATE1 – 4       | C <sub>G</sub> = 400 pF, See Figures 1 and 2                       |     | 5   |     | μs   |
| f(SCLK)                 | Serial clock frequency   | $t_{(WH)} = t_{(WL)} = 0.5/f_{(SCLK)}$ , See Figure 5              |     | 1   | 5   | MHz  |
| <sup>t</sup> su(lead)   | Setup from the falling edge of $\overline{\text{CS}}$ to the rising edge of SCLK | See Figure 5   |     | 100 |     | ns   |
| <sup>t</sup> su(lag)    | Setup from the falling edge of SCLK to rising edge of $\overline{\text{CS}}$     | See Figure 5   |     | 100 |     | ns   |
| <sup>t</sup> pd(SDOEN)  | Propagation delay from falling edge of CS to SDO valid                           |  |     | 50  |     | ns   |
| <sup>t</sup> pd(valid)  | Propagation delay from falling edge of SCLK to SDO valid                         | $R_L$ = 10 kΩ, $C_L$ = 200 pF, See Figure 5                        |     | 50  |     | ns   |
| <sup>t</sup> pd(SDODIS) | Propagation delay from rising edge of CS to SDO Hi-Z state                       |  |     | 150 |     | ns   |
| t <sub>f</sub> (FLT)    | Fall time of FLT output  | $R_L = 10 \text{ k}\Omega$ , $C_L = 200 \text{ pF}$ , See Figure 3 |     | 12  |     | ns   |
| t(active)               | POR-to-active status delay, sleep-to-active status delay                         | See Figure 4   |     | 512 |     | μs   |

# PARAMETER MEASUREMENT INFORMATION





Figure 1. Gate Control Turn-On

Figure 2. Gate Control Turn-Off








Figure 3. Fault Interrupt Fall Time

Figure 4. Power-Up Waveforms

# PARAMETER MEASUREMENT INFORMATION





**SDO Output Test Schematic** 

Figure 5. Serial Interface Timing Diagram

SLIS088 - SEPTEMBER 1998

### PRINCIPLES OF OPERATION

### serial data operation

The TPIC44H01 offers a serial interface to a host microcontroller to receive control data and to return fault data to the host controller. For the serial interface operation, it is assumed that all parallel inputs, IN1-4, are low. The serial interface consists of:

SCLK Serial clock

CS Chip select (active low)
SDI Serial data input
SDO Serial data output

After a  $\overline{\text{CS}}$  transition from high to low, serial data at the SDI pin is shifted, MSB first, into the serial input shift register on the low-to-high transition of SCLK. Eight SCLK cycles are required (see Table 1) to shift the first data bit from LSB to MSB of the shift register. Eight SCLK cycles must occur before a transition from low to high on  $\overline{\text{CS}}$  to insure proper control of the outputs. Less than eight clock cycles will result in fault data being latched into the output control buffer. Sixteen bits of data can be shifted into the device, but the first eight bits shifted out are always the fault data and the last eight bits shifted in are always the output control data. A low-to-high transition on  $\overline{\text{CS}}$  will latch bits 1–4 of the serial shift register into the output control buffer, bits 5–7 into the deglitch timer control register, and bit 8 into the sleep state latch. A logic 0 in SDI bit1–4 will turn the corresponding gate drive output off (providing the parallel input for that channel is at a logic low state); likewise, a logic 1 will turn the output on. Functionality of bits 5–7 is detailed in Table 4. A logic 1 in SDI bit 8 will enable sleep state and a logic 0 will maintain normal operation.

Table 1. Serial Data Input Shift Register Bit Assignment

### SDI, Normal Protocol (8-SCLKs)




Table 2. Serial Data Output Shift Register Bit Assignment

### SDO, Fault Bit Protocol (8-SCLKs)




Table 3. Fault Bit Encoding

| FAULT CONDITION    | FxB | FxA | FLT |
|--------------------|-----|-----|-----|
| Normal – no faults | Х   | Х   | 1   |
| Over-voltage       | 0   | 0   | 0   |
| Open-load          | 0   | 1   | 0   |
| Over-current       | 1   | 0   | 0   |
| Short-to-ground    | 1   | 1   | 0   |




**Table 4. Deglitch Time Encoding** 

| DG1<br>SDI<br>BIT5 | DG2<br>SDI<br>BIT6 | DG3<br>SDI<br>BIT7 | SHORT-TO-GND<br>DEGLITCH TIME,<br>t(STG)<br>(μs) | SHORT-TO-GND<br>DUTY CYCLE<br>WITH:<br>AR_ENBL=1 | OVER-CURRENT<br>DEGLITCH TIME,<br>t(OC)<br>(μs) | OVER-CURRENT<br>DUTY CYCLE<br>WITH:<br>AR_ENBL=1 | AUTO-RETRY<br>TIME,<br><sup>t</sup> (retry)<br>(ms) | OPEN-LOAD DEGLITCH TIME, t(OL) (µs) |
|--------------------|--------------------|--------------------|--|--|---|--|---|-------------------------------------|
| 0                  | 0                  | 0                  | 16†  | 0.1%†  | 120†  | 0.75%†   | 16†   | 120†                                |
| 0                  | 0                  | 1                  | 4  | 0.1%   | 30  | 0.75%  | 4   | 30                                  |
| 0                  | 1                  | 0                  | 8  | 0.1%   | 60  | 0.75%  | 8   | 60                                  |
| 0                  | 1                  | 1                  | 32   | 0.1%   | 240   | 0.75%  | 32  | 240                                 |
| 1                  | 0                  | 0                  | 120  | 0.1%   | 120   | 0.75%  | 16  | 120                                 |
| 1                  | 0                  | 1                  | 30   | 0.1%   | 30  | 0.75%  | 4   | 30                                  |
| 1                  | 1                  | 0                  | 60   | 0.1%   | 60  | 0.75%  | 8   | 60                                  |
| 1                  | 1                  | 1                  | 240  | 0.1%   | 240   | 0.75%  | 32  | 240                                 |

<sup>†</sup> Indicated default conditions after power up.


SDO MSB fault data is setup on the SDO pin by the high-to-low transition of  $\overline{CS}$  prior to the first low-to-high transition of SCLK. Thus, there must be a lead time,  $t_{SU(lead)}$  (see Figure 5), in the host controller from  $\overline{CS}$  high-to-low transition to the first rising edge of SCLK to allow the SDO tri-state output to enable and to setup the fault data MSB on the SDO pin. The remaining 7 bits of fault data are shifted out by the falling edge of the next 7 SCLK cycles. To prevent data from prematurely shifting out of SDO on a low transition of  $\overline{CS}$  while SCLK is high, the device requires a low-to-high transition on SCLK after a low transition on  $\overline{CS}$  before the second fault bit is shifted out. One SCLK cycle is required to clear the serial data register and latch in fault data. If a low transition on  $\overline{CS}$  occurs without a low-to-high transition on SCLK, then fault data remains in the SDO register and the device will not latch data into the control register.


The serial register serves as the fault register while  $\overline{CS}$  is high. Thus, a fault occurring any time after the end of the previous serial interface protocol (low-to-high transition of  $\overline{CS}$ ) will be latched as a fault in the serial register and will be reported via SDO during the next serial protocol. The  $\overline{FLT}$  interrupt will refresh on the high-to-low transition of  $\overline{CS}$ . The  $\overline{CS}$  input must be driven to a high state after the last bit of serial data has been clocked into the device. The rising edge of  $\overline{CS}$  will inhibit the SDI input port, put the SDO output port into a high impedance state, latch the 4 bits of SDI data into the output buffer, and clear/re-enable the serial fault registers (see Figure 6).



The TPIC44H01 serial data interface allows multiple devices to be cascaded together to reduce I/O from the host controller by using a single  $\overline{CS}$  line. In this configuration, 8 bits of data for every cascaded TPIC44H01 must be sent during the time that  $\overline{CS}$  is low for proper operation (see Figure 7 for an example of two cascaded TPIC44H01s). If less than 8 bits of data per cascaded device is sent during the time  $\overline{CS}$  is low, the wrong output may be enabled or disabled, and some fault data will be latched to the output(s) once  $\overline{CS}$  returns high.










Figure 7. Cascading Multiple TIPC44H01s

### parallel input data operation

In addition to the serial interface, the TPIC44H01 also provides a parallel interface to control gate drive outputs. Parallel input is OR'ed with the serial interface control bit. Thus, the parallel inputs provide direct, real-time control of the output drivers. SCLK and  $\overline{\text{CS}}$  are not required to transfer parallel input data to the output buffer. Fault detection/protection is provided during parallel operation (see *performance under fault conditions* section).

With AR\_ENBL pin low, detection of an over-current or short-to-ground fault condition will disabled the gate drive until the auto-retry timer clears and re-enables the output.

### **CAUTION:**

If a parallel input is cycled low then high during auto-retry time, the timer is reset and the gate drive re-enable. The device will not prevent the user from switching at a higher duty cycle than the auto-retry function provides.

Serial fault data can be read over the serial data bus as described in the *serial data operation* section. If the  $\overline{\text{FLT}}$  pin is latched low due to a fault detection, it cannot be cleared by cycling the parallel input. It can only be cleared by a low level on  $\overline{\text{CS}}$ .

In applications where the serial interface and  $\overline{\text{FLT}}$  interrupt are unused,  $\overline{\text{CS}}$  should be tied high to disable the serial interface.

In applications where the serial interface or  $\overline{FLT}$  interrupt are used only to retrieve fault data, care should be taken to program the SDI input low to prevent accidental activation of a gate drive output using a serial input control bit.

### charge pump operation

The TPIC44H01 provides a charge pump circuit to generate the high-side gate drive voltage. It is a doubler using external pump and storage capacitors, CP and CS respectively (refer to the schematic/block diagram). For  $V_{(PWR)}$  voltage levels above 16 V, the charge pump voltage,  $V_{(CP)}$ , is internally regulated to approximately  $V_{(PWR)} + 15$  V. However, when  $V_{(PWR)}$  voltage rises to higher than 27 V,  $V_{(CP)}$  is limited to approximately 42 V from ground (see Figure 8).




Figure 8. Charge Pump Voltage With Respect to V(PWR)



### gate drive operation

The TPIC44H01 uses a 2-mA source/sink method for external FET gate drive. This gate drive method limits the current drain from the charge pump so that when one channel is shorted to ground, the device will maintain sufficient gate drive for the remaining three channels. This benefit allows the user to add an external Miller capacitor between the FET's drain and gate pins to reduce the slew rate minimizing radiated emissions (see Figure 9).

In order to prevent the external FETs from turning on when  $V_{CC}$  is not applied to the TPIC44H01, an internal regulator powered from  $V_{(PWR)}$  supplies voltage to the gate drive input control circuitry. This allows the device to be used in switched  $V_{CC}$  applications without the concern of one of the outputs turning on when  $V_{CC}$  is low.

An internal zener clamp (15 V - 17 V) from SRCx to GATEx protects the external FET from excessive V<sub>GS</sub> voltages. During the flyback event when turning off an inductive load, the diode from GATEx to ground protects the TPIC44H01 and external FETs from overstress. The voltage at SRCx during flyback will be V<sub>(GND)</sub> - V<sub>(F)</sub> - V<sub>GS</sub>, where V<sub>(GND)</sub> is ground potential, V<sub>(F)</sub> is the forward voltage drop of the internal diode from GATEx to ground, and V<sub>GS</sub> is the voltage drop from gate to source of the external FET.




Figure 9. Gate Drive Block Diagram

### performance under fault conditions

The TPIC44H01 is designed for normal operation over a supply voltage range of 8 V to 24 V with over-voltage fault detection typically at 30 V. The device offers on board fault detection to handle a variety of faults which may occur within a system. The primary function of the circuitry is to prevent damage to the load and the external power FETs in the event that a fault occurs, but off-state, open-load detection and reporting is also provided for diagnostics. Note that unused SRC1-4 inputs must be connected to their respective GATE1-4 pins to prevent false reporting of open-load fault conditions. Unused outputs with a SRC-to-GATE short should not be commanded on. For on-state faults, the circuitry detects the fault, shuts off the output to the FET, and reports the fault to the microcontroller. The primary faults monitored are:

- 1. V<sub>(PWR)</sub> over-voltage lockout (OVLO)
- 2. Open-load
- 3. Over-current
- Short-to-ground

### FLT, fault interrupt operation

The FLT pin provides a real-time fault interrupt to signal a host controller that a fault has been detected. Any of the four fault conditions listed above causes the FLT pin to be latched low immediately upon fault detection.

#### NOTE:

Once FLT is latched low from a fault occurrence, it can only be cleared by a high-to-low transition on CS.

# V<sub>(PWR)</sub> over-voltage lockout

The TPIC44H01 monitors  $V_{(PWR)}$  supply voltage and responds in the event of supply voltage exceeding OVLO. This condition may occur due to voltage transients resulting from a loose battery connection. If  $V_{(PWR)}$  supply voltage is detected above 30 V, the device will turn off all gate drive outputs to prevent possible damage to the internal charge pump, the external FET, and the load. An OVLO fault will be flagged to the controller by  $\overline{FLT}$  being latched low. The  $\overline{FLT}$  interrupt will be reset by a high-to-low transition of  $\overline{CS}$ , provided that the OVLO condition is corrected, and no other faults have been detected with internal fault bits set. Thus, the user will detect an OVLO fault by a low transition on  $\overline{FLT}$  with no fault bit read from SDO (see Table 3). The gate outputs will return to normal operation immediately after the OVLO condition is removed (the outputs are not latched off). Figure 10 illustrates the operation of the over-supply voltage detection circuit.




Figure 10. Over-Voltage Lockout Waveform



SLIS088 - SEPTEMBER 1998

### PRINCIPLES OF OPERATION

### open load

An off-state, open-load condition is implemented in the TPIC44H01 by monitoring the SRCx terminal voltage when the FET is turned off by both the parallel input and the SDI bit being a logic 0. Figure 11 illustrates the operation of the open-load detection circuit. When the GATEx output is low, thus turning off the FET (see Figure 11), a  $50-\mu A$  current is internally sourced from  $V_{CC}$  to pull up the SRCx pin for open-load fault detection.

If the load is open, or if the impedance is substantially high, the 50- $\mu$ A current source will cause the SRCx pin to rise above the ~2.4 V reference threshold of the open-load comparator. Unused SRC1-4 inputs must be connected to their respective GATE1-4 pins to prevent false reporting of open-load fault conditions. An on board deglitch timer starts when the open-load comparator detects a SRCx voltage greater than ~2.4 V, providing time for the SRCx voltage to stabilize after the power FET has been turned off. The SRCx voltage must remain above the open-load detection threshold for the entire deglitch time,  $t_{(OL)}$ , (programmable, see Table 4) for the fault to be recognized as valid. If a valid fault is recognized, a real-time fault is flagged to the host controller by latching the  $\overline{FLT}$  pin low, and the appropriate fault bit is set. The host controller can read the serial SDO bits to determine which channel reported the fault. Fault bits (1:8) distinguish faults for each of the output channels (see Table 2 and Table 3). This feature provides useful diagnostic information to the host controller to troubleshoot system failures and warn the operator that a problem exists.

If an open-load fault is detected by the TPIC44H01 while an output is off, the gate drive will be disabled the next time the output is commanded on either through the serial interface or the parallel inputs. In order to re-enable the gate drive, the load must return to a normal condition and the user must toggle the input to the previously faulted channel on then off then back on again.

#### NOTE:

If an open-load fault is detected by the TPIC44H01 while an output is off and  $AR\_ENBL = 0$ , the gate drive will be disabled the next time the output is commanded on either through the serial interface or the parallel inputs. In order to re-enable the gate drive, the load must return to a normal condition and the user must toggle the input to the previously faulted channel on then off then back on again.

### NOTE:

If an open-load fault is detected by the TPIC44H01 while an output is off and AR\_ENBL = 1, the auto-retry timer will be initiated. This will cause the gate drive output to be delayed by  $t_{(retry)}$  from the input signal. If more than one channel has detected an open-load fault, the delay from the input signal to the gate drive output signal will depend on which output detected the fault first. This happens because there is a single auto-retry timer used for all four channels. Normal operation will return once the fault condition is removed.




Figure 11. Open-Load Fault Detection

### over-current detection/protection

On-state, over-current detection is implemented in TPIC44H01 by monitoring SRCx voltage with respect to  $V_{(PWR)}$ . Figure 12 shows the functionality of the over-current detection circuitry. When a channel is on (see Figure 12), the external FET  $V_{DS}$  is compared to the  $V_{(OVDS)}$  fault threshold to detect an over-current condition. If the FET  $V_{DS}$  exceeds  $V_{(OVDS)}$ , the comparator detects an over-current event and a deglitch timer begins. The timer provides programmable deglitch time,  $V_{DS}$  (see Table 4), to allow  $V_{DS}$  voltage to stabilize after the FET is turned on. The deglitch timer starts only when  $V_{DS} > V_{(OVDS)}$ , and resets when  $V_{DS} < V_{(OVDS)}$ . If the  $V_{(OVDS)}$  threshold is exceeded for the entire deglitch time, a valid over-current shutdown fault (OCSD) is recognized.

If an over-current fault is detected with AR\_ENBL = 0, a real-time fault condition is flagged to the host controller by latching  $\overline{\text{FLT}}$  low, the appropriate internal fault bit is set, and the GATEx output is latched off. GATEx will remain off until the error condition has been corrected and the input bit or parallel input is cycled off then on. An over-heating condition of the FET can occur if the host controller continually re-enables the output under short-to-ground conditions.

If an over-current fault is detected with AR\_ENBL = 1,  $\overline{FLT}$  is latched low, the appropriate internal fault bit is set, and the gate output is disabled until an auto-retry timer re-enables it. If the over-current remains, auto-retry provides a low duty cycle PWM ( $\approx$  0.75%) function to protect the FET from over heating. The PWM period is defined as  $t_{(OC)} + t_{(retry)}$ , while the duty cycle is defined as  $t_{(OC)} / (t_{(OC)} + t_{(retry)})$ . The auto-retry cycle is maintained until the fault has been eliminated and/or until the channel is turned off by both the INx parallel input and the serial control bit. The host controller can read the serial port of the device to determine which channel reported the fault condition. Fault bits (1:8) distinguish faults for each of the output channels (see Table 3).





Figure 12. Over-Current Fault Detection



### external over-current threshold generation

The TPIC44H01 device provides several means for setting  $V_{(OVDS)}$ , the threshold voltage used to detect over-current. Figure 13 shows operation of the  $V_{(OVDS)}$  generation circuitry. Any voltage appearing at the MUXOUT node (see Figure 13) will be forced across R1A, setting up a current equal to  $V_{(MUXOUT)}/R1A$ . This current is passed through R1B, a resistor matched to R1A, thereby generating an IR drop,  $V_{(OVDS)}$ , down from  $V_{(PWR)}$ , which is identical to  $V_{(MUXOUT)}$ . The user can select either an internally generated ~1.25-V band-gap reference or can provide an external reference voltage using the  $V_{(COMPx)}$  pin to control  $V_{(OV)}$ . The internal reference is selected by connecting the  $V_{(COMPx)}$  pin to  $V_{CC}$ . This forces a comparator with a threshold of  $V_{CC}$  –  $V_{(F)}$  to a state where it controls the analog AMUX block to connect MUXOUT to internal  $V_{ref}$ .

A user adjustable  $V_{(OVDS)}$  threshold can be set by supplying a voltage to the  $V_{(COMPx)}$  pin in the range of 0.1 to 2.5 V. With  $V_{(COMPx)}$  voltage in this range, the comparator controlling AMUX is in the state where  $V_{(COMPx)}$  voltage is connected to MUXOUT. Proper layout techniques should be used in the grounding network for the  $V_{(COMP)}$  circuit on the TPIC44H01. Ground for the pre-driver and  $V_{(COMPx)}$  network should be connected to a Kelvin ground, if available. Otherwise, there should be a single point contact back to PGND of the FET array. Improper grounding techniques may result in inaccurate fault detection.



NOTES: A. V<sub>(COMPx)</sub> should have at least 100 pF to ground to assure stability of the V<sub>(COMPx)</sub> amplifier.

B. Equation for dynamic fault threshold voltage at V<sub>(COMP)</sub>:

$$V_{(COMPx)}(t) = V_{(PK_x)}(e^{-(t/RC)}) + V_{(COMPx)}(0)$$
 (1)

Where  $V_{(COMP_X)}(t)$  is the voltage at  $V_{(COMP_X)}$  at time t,  $V_{(PK_{-}X)}$  is the voltage at  $V_{(PK_{-}X)}$  set by the R2 and R3 resistor divider, C is the value of C1, R is the parallel combination of R4 and R5, and  $V_{(COMP_X)}(0)$  is the voltage set up by the R4 and R5 resistor divider.

Figure 13. Over-Current Fault Threshold Generation



### dynamic over-current threshold generation

Figure 13 shows the internal circuitry associated with  $V_{(PK_X)}$  and the external resistor divider and capacitor connected to  $V_{(COMPx)}$ . The intent of this implementation is to allow a dynamic  $V_{(COMPx)}$  voltage to be generated which begins at the voltage referenced to the  $V_{(PK_X)}$  pin and decays as an RC discharge to the resistor divider voltage setup by the network on the  $V_{(COMPx)}$  pin. Figure 14 shows an example of the dynamic  $V_{(COMPx)}$  voltage waveform. This waveform will be generated each time a channel is switched from off to on by either a serial bit or parallel input. The  $V_{(OVDS)}$  threshold begins at a high value to allow the high in-rush current associated with cold lamp filament resistance and decays at an RC time constant to emulate the current decrease in the lamp as the filament warms up. The steady-state threshold after the RC decay provides protection against soft-short conditions that could cause the FET to over heat after a long period of time. Selection of  $V_{(PK_X)}$  voltage and  $V_{(COMPx)}$  resistor divider and capacitor provides the user with the flexibility to accommodate a wide variety of lamp types. The TPIC44H01 thus provides a wide dynamic range of the over-current detection function, and a time-dependent variation in the threshold that are user adjustable by the selection of external components.




Figure 14. Dynamic Fault Threshold Voltage

To demonstrate how  $V_{(COMPx)}$  voltage is reflected down from  $V_{(PWR)}$  to establish the high-side  $V_{(OVDS)}$  threshold, Figure 15 shows both waveforms. Figure 16 illustrates a typical  $V_{(SRCx)}$  voltage waveform as compared to  $V_{(OVDS)}$  during a normal turn-on transition.




Figure 15. V<sub>(COMPx)</sub> Mirrored From V<sub>(PWR)</sub> to Generate V<sub>(OVDS)</sub> Threshold




Figure 16. V<sub>(OVDS)</sub> Compared to V<sub>(SRCx)</sub>



SLIS088 - SEPTEMBER 1998

### PRINCIPLES OF OPERATION

### short-to-ground detection/protection

The TPIC44H01 provides short-to-ground detection to protect the external FET from a more severe condition than an over-current condition. This is accomplished by engaging a reduced deglitch time should a short-to-ground be detected, thereby turning off the FET faster than in an over-current condition. Figure 17 illustrates operation of the short-to-ground detection scheme. A short-to-ground is detected during on-state by monitoring the condition of the low-side comparator in addition to the  $V_{(OVDS)}$  comparator. If the low-side comparator indicates SRCx voltage is below the  $V_{(STG)}$  fault threshold voltage (2- $V_{bg}$  referenced to ground), a short-to-ground condition is detected. Should this condition exist for the entire duration of  $t_{(STG)}$ , a valid fault is registered, causing the associated gate drive output to turn off, the  $\overline{FLT}$  pin to latch low, and the appropriate serial data fault bits to be set. Deglitch of short-to-ground detection relies on the over-current deglitch timer, which begins if the FET  $V_{DS}$  exceeds  $V_{(OVDS)}$  (that is over-current event). However, detection of short-to-ground reduces the deglitch time from  $t_{(OC)}$  to  $t_{(STG)}$ , as shown in Table 4. The deglitch time allows  $V_{(SRCx)}$  voltage to stabilize after the FET is turned on, and to distinguish between normal and shorted loads.

As shown in Figure 17, three short-to-ground cases can occur.

- Case 1: SRCx is shorted to ground prior to gate drive turn on. GATEx is shut off when t(STG) is reached.
- Case 2: SRCx is shorted to ground after gate drive is turned on and  $V_{(SRCx)}$  falls beneath  $V_{(STG)}$  before  $t_{(STG)}$  is exceeded. Thus,  $t_{(STG)}$  is initiated once  $V_{(SRCx)}$  falls beneath  $V_{(OVDS)}$  and GATEx is shut off when  $t_{(STG)}$  is reached.
- Case 3: Aftergate drive is turned on, SRCx is pulled beneath  $V_{(OVDS)}$ , then falls beneath  $V_{(STG)}$  after  $t_{(STG)}$  is reached. GATEx is not shut off when  $t_{(STG)}$  is reached, but shuts off immediately when SRCx fall beneath  $V_{(STG)}$ .






Figure 17. Short-to-Ground Fault Detection

SLIS088 - SEPTEMBER 1998

### PRINCIPLES OF OPERATION

### sleep state

The TPIC44H01 provides a sleep state in which minimal current is drawn from  $V_{CC}$  and  $V_{(PWR)}$ . Sleep state can be engaged using the serial interface by programming the SDI MSB to a logic 1 and latching the sleep bit with a low-to-high transition of  $\overline{CS}$ . For parallel operation, sleep state can also be engaged immediately by simultaneously forcing a logic low on  $\overline{CS}$  and  $\overline{RESET}$ . When sleep state is engaged, the charge pump is disabled,  $I_{(bias)}$  to all analog circuits is disabled, all gate drive outputs are turned off, and all registers and deglitch timers are cleared.

Sleep state is terminated, returning the device to normal operation, by the next high-to-low transition of  $\overline{CS}$ , or by the next low-to-high transition of any parallel input, IN1–4 (providing all other non-transition INx inputs are held low). Since sleep state disables the charge pump shared by all high-side gate drives, a delay time,  $t_{(active)}$ , of approximately 512  $\mu$ s is implemented after sleep state is terminated (see Figure 18) to allow sufficient time for  $V_{(CP)}$  to charge and all analog circuits to power up and stabilized before any gate drive outputs can be re-engaged.




Figure 18. Sleep State Timing Diagram

### gate drive control and sleep state

Refer to the schematic/block diagram and note the internal regulator block, 5-V Vreg, near  $V_{(PWR)}$  pin. The internal regulator provides power to gate control input logic of gate drives any time an external voltage is applied to  $V_{(PWR)}$  pin. Gate control block inputs have a passive pulldown which must be overcome with a high level from the core logic to turn on gate drives. This scheme ensures external FETs are actively held off when  $V_{(PWR)}$  voltage is applied while sleep state is induced, and/or if voltage is not supplied to the  $V_{CC}$  pin while  $V_{(PWR)}$  voltage is present. This eliminates the risk of external FET turn-on from drain-to-gate leakage current of the FET, allows the user to switch off  $V_{CC}$  as another option to disable the device and gate drives for system sleep state, and maintains voltage applied to the  $V_{(PWR)}$  pin.

### inductive voltage transients

A typical application for the TPIC44H01 is to switch inductive loads. Whenever an inductive load is switched off, the inductive flyback can cause a large voltage spike to occur at the FET source, or SRCx pin. These spikes can also capacitively couple to the FET gate. The voltages at the GATEx and SRCx pins must be limited from extending significantly below device ground to prevent potential internal latchup and to avoid damage to the FET by exceeding the maximum BV<sub>DSS</sub>. To address this concern, the TPIC44H01 provides an internal diode connected between device GND and GATEx to limit the gate voltage from exceeding more than a diode drop negative below ground. If no additional external component is provided to limit  $V_{(source)}$  and to recirculate the inductive energy, the FET source will fly negative due to the load inductive flyback during turn-off. The FET source will thus extend as negative as  $V_G - V_{GS}$ . Since the GATEx pin is clamped  $V_{(diode)}$  beneath GND,  $V_{(source)} = V_{(GND)} - V_{(diode)} - V_{GS}$ . During this condition, the FET is operating in a high power dissipation region because  $V_{DS}$  is large while  $I_{DS}$  is flowing. Design of the FET thermal system must consider this power to avoid excessive junction temperature.

For high current applications where the FET power dissipation is a concern, an external recirculation diode connected between the source of the FET (diode cathode) and ground (diode anode) can be implemented to limit the source voltage to  $-V_{(F)}$  of the diode. Damage to the device can occur if proper protection is not provided.




Figure 19. Inductive Load Waveforms


SLIS088 - SEPTEMBER 1998

### **MECHANICAL DATA**

### DA (R-PDSO-G\*\*)

### PLASTIC SMALL-OUTLINE PACKAGE

### **38 PIN SHOWN**



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions include mold flash or protrusion.

D. Falls within JEDEC MO-153

### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated