
- Low  $r_{DS(on)} \dots 1.3 \Omega$  Typ
- Avalanche Energy . . . 75 mJ
- Eight Power DMOS Transistor Outputs of 250-mA Continuous Current
- 1.5-A Pulsed Current Per Output
- Output Clamp Voltage at 45 V
- Enhanced Cascading for Multiple Stages
- All Registers Cleared With Single Input
- Low Power Consumption


#### description

The TPIC6596 is a monolithic, high-voltage, high-current power 8-bit shift register designed for use in systems that require relatively high load power. The device contains a built-in voltage clamp on the outputs for inductive transient protection. Power driver applications include relays, solenoids, and other medium-current or high-voltage loads.

This device contains an 8-bit serial-in, parallel-out shift register that feeds an 8-bit D-type storage register. Data transfers through both the shift and storage registers on the rising edge of the shift-register clock (SRCK) and the register clock (RCK) respectively. The storage register transfers data to the output buffer when shift-register clear (SRCLR) is high. When  $\overline{SRCLR}$  is low, all registers in the device are cleared. When output enable  $\overline{(G)}$  is held high, all data in the output buffers is held low and all drain outputs are off. When  $\overline{G}$  is held low, data from the storage register is transparent to the output buffers. The serial output (SER OUT) is clocked out of the device on



#### logic symbol†



<sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

the falling edge of SRCK to provide additional hold time for cascaded applications. This will provide improved performance for applications where clock signals may be skewed, devices are not located near one another, or the system must tolerate electromagnetic interference.

Outputs are low-side, open-drain DMOS transistors with output ratings of 45 V and 250-mA continuous sink current capability. When data in the output buffers is low, the DMOS-transistor outputs are off. When data is high, the DMOS-transistor outputs have sink current capability.

Separate power and logic level ground pins are provided to facilitate maximum system flexibility. Pins 1, 10, 11, and 20 are internally connected, and each pin must be externally connected to the power system ground in order to minimize parasitic inductance. A single-point connection between pin 19, logic ground (LGND), and pins 1, 10, 11, and 20, power grounds (PGND), must be externally made in a manner that reduces crosstalk between the logic and load circuits.

The TPIC6596 is characterized for operation over the operating case temperature range of -40°C to 125°C.




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



#### TPIC6596 POWER LOGIC 8-BIT SHIFT REGISTER


SLIS096 - APRIL 2000

#### logic diagram (positive logic)





#### schematic of inputs and outputs



### absolute maximum ratings over recommended operating case temperature range (unless otherwise noted) $^{\dagger}$

Logic supply voltage, V <sub>CC</sub> (see Note 1)	7 V
Logic input voltage range, V <sub>I</sub>	0.3 V to 7 V
Power DMOS drain-to-source voltage, V <sub>DS</sub> (see Note 2)	
Continuous source-drain diode anode current	
Pulsed source-drain diode anode current	2 A
Pulsed drain current, each output, all outputs on, I <sub>Dn</sub> , T <sub>A</sub> = 25°C (see Note 3)	750 mA
Continuous drain current, each output, all outputs on, I <sub>Dn.</sub> T <sub>A</sub> = 25°C	250 mA
Peak drain current single output, I <sub>DM</sub> , T <sub>A</sub> = 25°C (see Note 3)	
Single-pulse avalanche energy, E <sub>AS</sub> (see Figure 4)	
Avalanche current, I <sub>AS</sub> (see Note 4)	
Continuous total power dissipation	See Dissipation Rating Table
Operating virtual junction temperature range, T <sub>J</sub>	–40°C to 150°C
Storage temperature range, T <sub>stq</sub>	–65°C to 150°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. All voltage values are with respect to LGND and PGND.

- 2. Each power DMOS source is internally connected to PGND.
- 3. Pulse duration ≤ 100 μs, duty cycle ≤ 2 %
- 4. DRAIN supply voltage = 15  $^{\circ}$ V, starting junction temperature (TJS) = 25  $^{\circ}$ C, L = 100 mH, IAS = 1 A (see Figure 4).

#### **DISSIPATION RATING TABLE**

PACKAGE	$T_{\mbox{\scriptsize A}} \leq 25^{\circ}\mbox{\scriptsize C}$ POWER RATING	DERATING FACTOR ABOVE T <sub>A</sub> = 25°C	T <sub>A</sub> = 125°C POWER RATING		
DW	1125 mW	9.0 mW/°C	225 mW		
N	1150 mW	9.2 mW/°C	230 mW		



## TPIC6596 POWER LOGIC 8-BIT SHIFT REGISTER

SLIS096 - APRIL 2000

# recommended operating conditions over recommended operating temperature range (unless otherwise noted)

	MIN	MAX	UNIT
Logic supply voltage, V <sub>CC</sub>	4.5	5.5	V
High-level input voltage, VIH	0.85 V <sub>CC</sub>		V
Low-level input voltage, V <sub>IL</sub>		0.15 V <sub>CC</sub>	V
Pulsed drain output current, T <sub>C</sub> = 25°C, V <sub>CC</sub> = 5 V (see Notes 3 and 5)	-1.8	1.5	Α
Setup time, SER IN high before SRCK↑, t <sub>SU</sub> (see Figure 2)	10		ns
Hold time, SER IN high after SRCK↑, th (see Figure 2)	10		ns
Pulse duration, t <sub>W</sub> (see Figure 2)	20		ns
Operating case temperature, T <sub>C</sub>	-40	125	°C

NOTES: 3. Pulse duration  $\leq 100 \mu s$ , duty cycle  $\leq 2\%$ 

5. Technique should limit  $T_J - T_C$  to 10°C maximum.

### electrical characteristics, $V_{CC} = 5 \text{ V}$ , $T_{C} = 25^{\circ}\text{C}$ (unless otherwise noted)

PARAMETER		TEST CONDITIONS			MIN	TYP	MAX	UNIT
V <sub>(BR)DSX</sub>	Drain-source breakdown voltage	I <sub>D</sub> = 1 mA			45			V
V <sub>SD</sub>	Source-drain diode forward voltage	I <sub>F</sub> = 250 mA, See Note 3				0.85	1	V
Vari	High-level output voltage,	$I_{OH} = -20 \text{ mA}$	$I_{OH} = -20 \text{ mA}, V_{CC} = 4.5 \text{ V}$		4.4	4.49		V
VOH	SER OUT	$I_{OH} = -4 \text{ mA},$	V <sub>CC</sub> = 4.5 V		4.1	4.3		\ \ \ \
Vai	Low-level output voltage,	$I_{OH} = 20 \text{ mA},$	$V_{CC} = 4.5 \text{ V}$			0.002	0.1	V
VOL	SER OUT	$I_{OH} = 4 \text{ mA},$	V <sub>CC</sub> = 4.5 V			0.2	0.4	1 '
V <sub>(hys)</sub>	Input hysteresis	V <sub>DS</sub> = 15 V				1.3		V
lн	High-level input current	$V_{CC} = 5.5 \text{ V},$	$V_{CC} = 5.5 \text{ V},  V_I = V_{CC}$				1	μΑ
I <sub>I</sub> L	Low-level input current	$V_{CC} = 5.5 V$ ,	V <sub>I</sub> = 0				-1	μΑ
ICCL	Logic supply current	I <sub>O</sub> = 0, All inputs low			15	100	μΑ	
ICC(FRQ)	Logic supply current frequency	f <sub>SRCK</sub> = 5 MHz, I <sub>O</sub> = 0, C <sub>L</sub> = 30 pF, See Figures 1, 2, and 6			0.6	5	mA	
I <sub>N</sub>	Nominal current	$V_{DS(on)} = 0.5$ $I_{N} = I_{D}$	V, T <sub>C</sub> = 85°C	See Notes 5, 6, and 7		250		mA
l= av	Official desired and		V <sub>DS</sub> = 40 V			0.05	1	
lpsx	Off-state drain current	V <sub>DS</sub> = 40 V, T <sub>C</sub> = 125°C				0.15	5	μΑ
		$I_D = 250 \text{ mA},$	V <sub>CC</sub> = 4.5 V			1.3	2	
rDS(on)	Static drain-source on-state resistance	$I_D = 250 \text{ mA},$ $V_{CC} = 4.5 \text{ V}$	T <sub>C</sub> = 125°C,	See Notes 5 and 6 and Figures 9 and 10		2	3.2	Ω
		$I_D = 500 \text{ mA},$	V <sub>CC</sub> = 4.5 V			1.3	2	

NOTES: 3. Pulse duration  $\leq 100 \,\mu\text{s}$ , duty cycle  $\leq 2\%$ 

- 5. Technique should limit T<sub>J</sub> T<sub>C</sub> to 10°C maximum.
- 6. These parameters are measured with voltage-sensing contacts separate from the current-carrying contacts.
- 7. Nominal current is defined for a consistent comparison between devices from different sources. It is the current that produces a voltage drop of 0.5 V at T<sub>C</sub> = 85°C.



SLIS096 - APRIL 2000

#### switching characteristics, $V_{CC} = 5 \text{ V}$ , $T_{C} = 25^{\circ}\text{C}$

PARAMETER		TEST CONDITIONS	MIN TYP MA	X UNIT
tPLH	Propagation delay time, low-to-high-level output from G		650	ns
tPHL	Propagation delay time, high-to-low-level output from G	$C_L = 30 \text{ pF}, \qquad I_D = 250 \text{ mA},$	200	ns
t <sub>r</sub>	Rise time, drain output	See Figures 1, 2, and 11	230	ns
t <sub>f</sub>	Fall time, drain output		170	ns
<sup>t</sup> pd	Propagation delay time, SRCK↓ to SER OUT	$C_L = 30 \text{ pF},$ $I_D = 250 \text{ mA},$ See Figure 2	50	ns
f(SRCK)	Serial clock frequency	$C_L = 30 \text{ pF},$ $I_D = 250 \text{ mA},$ See Note 8		5 MHz
ta	Reverse-recovery-current rise time	$I_F = 250 \text{ mA}, \qquad \text{di/dt} = 20 \text{ A/}\mu\text{s},$	100	
t <sub>rr</sub>	Reverse-recovery time	See Notes 5 and 6 and Figure 3	300	ns

- NOTES: 5. Technique should limit  $T_J T_C$  to 10°C maximum.
  - 6. These parameters are measured with voltage-sensing contacts separate from the current-carrying contacts.
  - 8. This is the maximum serial clock frequency assuming cascaded operation where serial data is passed from one stage to a second stage. The clock period allows SRCK → SER OUT propagation delay and setup time plus some timing margin.


#### thermal resistance

PARAMETER		TEST CONDITIONS		MAX	UNIT
R <sub>θJA</sub> Thermal resistance, junction-to-ambient	DW package	All 8 outputs with equal power		111	°C/W
	N package	All 8 outputs with equal power		108	C/VV

#### PARAMETER MEASUREMENT INFORMATION 5 V 24 V lD↓ SRCLR 5 V $R_L = 95 \Omega$ 13 0 V SRCK DUT 5 V SER IN 14-17 Word 0 V DRAIN SER IN Generator 5 V (see Note A) $C_L = 30 pF$ 0 V **RCK** (see Note B) 5 V 9 G SRCLR LGND PGND 24 V 1, 10, 11, 20 DRAIN1 0.5 V **VOLTAGE WAVEFORMS TEST CIRCUIT**

Figure 1. Resistive Load Operation

#### PARAMETER MEASUREMENT INFORMATION




SER OUT PROPAGATION DELAY WAVEFORM

Figure 2. Test Circuit, Switching Times, and Voltage Waveforms

NOTES: A. Outputs DRAIN 1, 2, 5, and 6 low (PGND), all other DRAIN outputs are at 24 V. The word generator has the following characteristics:  $t_{\Gamma} \le 10$  ns,  $t_{\Gamma} \le 10$  ns,  $t_{W} = 300$  ns, pulsed repetition rate (PRR) = 5 kHz,  $Z_{O} = 50 \Omega$ .


B. C<sub>L</sub> includes probe and jig capacitance.

#### PARAMETER MEASUREMENT INFORMATION



- NOTES: A. The  $V_{GG}$  amplitude and  $R_{G}$  are adjusted for di/dt = 20 A/ $\mu$ s. A  $V_{GG}$  double-pulse train is used to set  $I_{F}$  = 0.25 A, where  $t_1 = 10 \mu s$ ,  $t_2 = 7 \mu s$ , and  $t_3 = 3 \mu s$ .
  - B. The DRAIN terminal under test is connected to the TP K test point. All other terminals are connected together and connected to the TP A test point.

Figure 3. Reverse-Recovery-Current Test Circuit and Waveforms of Source-Drain Diode





- NOTES: A. The word generator has the following characteristics:  $t_{\Gamma} \le 10$  ns,  $t_{f} \le 10$  ns,  $t_{O} = 50 \Omega$ .
  - B. Input pulse duration,  $t_W$ , is increased until peak current  $I_{AS} = 1$  A. Energy test level is defined as  $E_{AS} = I_{AS} \times V_{(BR)DSX} \times t_{av}/2 = 75$  mJ, where  $t_{av} = avalanche time$ .


Figure 4. Single-Pulse Avalanche Energy Test Circuit and Waveforms




#### TYPICAL CHARACTERISTICS











MAXIMUM PEAK DRAIN CURRENT
OF EACH OUTPUT
vs
NUMBER OF OUTPUTS CONDUCTING



#### **TYPICAL CHARACTERISTICS**

#### STATIC DRAIN-SOURCE ON-STATE RESISTANCE



#### STATIC DRAIN-SOURCE ON-STATE RESISTANCE




Figure 10

#### **SWITCHING TIME**




Figure 11

NOTE A: Technique should limit  $T_J - T_C$  to 10°C maximum.



#### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgment, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Customers are responsible for their applications using TI components.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 2000, Texas Instruments Incorporated