
SLIS005A - APRIL 1993 - REVISED JANUARY 1995

- Low  $r_{DS(on)} \dots 1 \Omega$  Typ
- Output Short-Circuit Protection
- Avalanche Energy . . . 75 mJ
- Eight 350-mA DMOS Outputs
- 50-V Switching Capability
- Devices Are Cascadable
- Low Power Consumption

### description

The TPIC6A595 is a monolithic, high-voltage, high-current power logic 8-bit shift register designed for use in systems that require relatively high load power. The device contains a built-in voltage clamp on the outputs for inductive transient protection. Power driver applications include relays, solenoids, and other medium-current or high-voltage loads. Each open-drain DMOS transistor features an independent chopping current-limiting circuit to prevent damage in the case of a short circuit.

This device contains an 8-bit serial-in, parallel-out shift register that feeds an 8-bit, D-type storage register. Data transfers through both the shift and storage registers on the rising edge of the shift-register clock (SRCK) and the register clock (RCK), respectively. The storage register transfers data to the output buffer when shift-register clear (SRCLR) is high. When SRCLR is low, the input shift register is cleared. When output



enable  $(\overline{G})$  is held high, all data in the output buffers is held low and all drain outputs are off. When  $\overline{G}$  is held low, data from the storage register is transparent to the output buffers. The serial output (SER OUT) allows for cascading of the data from the shift register to additional devices.

Outputs are low-side, open-drain DMOS transistors with output ratings of 50 V and a 350-mA continuous sink current capability. When data in the output buffers is low, the DMOS-transistor outputs are off. When data is high, the DMOS-transistor outputs have sink current capability.


Separate power ground (PGND) and logic ground (LGND) terminals are provided to facilitate maximum system flexibility. All PGND terminals are internally connected, and each PGND terminal must be externally connected to the power system ground in order to minimize parasitic impedance. A single-point connection between LGND and PGND must be made externally in a manner that reduces crosstalk between the logic and load circuits.

The TPIC6A595 is offered in a thermally-enhanced dual-in-line (NE) package and a wide-body surface-mount (DW) package. The TPIC6A595 is characterized for operation over the operating case temperature range of  $-40^{\circ}$ C to  $125^{\circ}$ C.

# TPIC6A595 POWER LOGIC 8-BIT SHIFT REGISTER

SLIS005A – APRIL 1993 – REVISED JANUARY 1995

# logic symbol†




<sup>&</sup>lt;sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.



SLIS005A - APRIL 1993 - REVISED JANUARY 1995

#### logic diagram (positive logic) G -DRAIN0 RCK · SER IN D D > C1 > C2 SRCK DRAIN1 CLR SRCLR D D >C1 > C2 CLR DRAIN2 D D >C1 > C2 CLR **Current Limit and Charge Pump** DRAIN3 D D >C1 > C2 CLR DRAIN4 D D > C2 >C1 CLR DRAIN5 D D >C1 > C2 CLR D DRAIN6 D > C2 >C1 CLR D DRAIN7 >C1 > C2 CLR **SER OUT PGND**

# schematic of inputs and outputs



# 

Logic supply voltage, V <sub>CC</sub> (see Note 1)	7 V
Logic input voltage range, V <sub>I</sub>	
Power DMOS drain-to-source voltage, V <sub>DS</sub> (see Note 2)	50 V
Continuous source-drain diode anode current	1 A
Pulsed source-drain diode anode current (see Note 3)	2 A
Pulsed drain current, each output, all outputs on, $I_{Dn}$ , $T_A = 25^{\circ}$ C (see Note 3)	1.1 A
Continuous drain current, each output, all outputs on, I <sub>Dn.</sub> T <sub>A</sub> = 25°C	
Peak drain current, single output, T <sub>A</sub> = 25°C (see Note 3)	1.1 A
Single-pulse avalanche energy, E <sub>AS</sub> (see Figure 6)	75 mJ
Avalanche current, I <sub>AS</sub> (see Note 4)	600 mA
Continuous total dissipation	See Dissipation Rating Table
Operating case temperature range, T <sub>C</sub>	–40°C to 125°C
Operating virtual junction temperature range, T <sub>J</sub>	–40°C to 150°C
Storage temperature range, T <sub>stg</sub>	65°C to 150°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	260°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. All voltage values are with respect to LGND and PGND.
  - 2. Each power DMOS source is internally connected to PGND.
  - 3. Pulse duration  $\leq$  100  $\mu$ s and duty cycle  $\leq$  2 %.
  - 4. DRAIN supply voltage = 15 V, starting junction temperature (T<sub>JS</sub>) = 25°C, L = 210 mH, I<sub>AS</sub> = 600 mA (see Figure 6).

# **DISSIPATION RATING TABLE**

PACKAGE	$T_C \le 25^{\circ}C$ POWER RATING	DERATING FACTOR ABOVE T <sub>C</sub> = 25°C	T <sub>C</sub> = 125°C POWER RATING
DW	1750 mW	14 mW/°C	350 mW
NE	2500 mW	20 mW/°C	500 mW



# TPIC6A595 **POWER LOGIC 8-BIT SHIFT REGISTER**

SLIS005A - APRIL 1993 - REVISED JANUARY 1995

# recommended operating conditions

	MIN	MAX	UNIT
Logic supply voltage, V <sub>CC</sub>	4.5	5.5	V
High-level input voltage, VIH	0.85 V <sub>CC</sub>	VCC	V
Low-level input voltage, V <sub>IL</sub>	0	0.15 V <sub>CC</sub>	V
Pulsed drain output current, T <sub>C</sub> = 25°C, V <sub>CC</sub> = 5 V (see Notes 3 and 5)	-1.8	0.6	Α
Setup time, SER IN high before SRCK↑, t <sub>SU</sub> (see Figure 2)	10		ns
Hold time, SER IN high after SRCK↑, th (see Figure 2)	10		ns
Pulse duration, t <sub>W</sub> (see Figure 2)	20		ns
Operating case temperature, T <sub>C</sub>	-40	125	°C

# electrical characteristics, $V_{CC}$ = 5 V, $T_{C}$ = 25°C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V(BR)DSX	Drain-to-source breakdown voltage	I <sub>D</sub> = 1 mA	50			V
V <sub>SD</sub>	Source-to-drain diode forward voltage	I <sub>F</sub> = 350 mA, See Note 3		0.8	1.1	V
Va	High-level output voltage,	I <sub>OH</sub> = -20 μA	V <sub>CC</sub> -0.1 V <sub>CC</sub>		V	
VOH	SER OUT	I <sub>OH</sub> = -4 mA	V <sub>CC</sub> −0.5	V <sub>CC</sub> -0.2		٧
Vo.	Low-level output voltage,	$I_{OL} = 20 \mu\text{A}$		0	0.1	V
VOL	SER OUT	I <sub>OL</sub> = 4 mA		0.2	0.5	٧
lΗ	High-level input current	$V_I = V_{CC}$			1	μΑ
IIL	Low-level input current	V <sub>I</sub> = 0			-1	μΑ
IO(chop)	Output current at which chopping starts	T <sub>C</sub> = 25°C, See Note 5 and Figures 3 and 4	0.6	0.8	1.1	А
Icc	Logic supply current	$I_O = 0$ , $V_I = V_{CC}$ or 0		0.5	5	mA
ICC(FRQ)	Logic supply current at frequency			1.3		mA
I <sub>(nom)</sub>	Nominal current	$V_{DS(on)} = 0.5 \text{ V},$ $I_{(nom)} = I_D, T_C = 85^{\circ}C,$ $V_{CC} = 5 \text{ V},$ See Notes 5, 6, and 7		350		mA
l <sub>n</sub>	Drain current off state	$V_{DS} = 40 \text{ V},   T_{C} = 25^{\circ}\text{C}$		0.1	1	^
ΙD	Drain current, off-state	$V_{DS} = 40 \text{ V},   T_{C} = 125^{\circ}\text{C}$		0.2	5	μΑ
	Static drain-source on-state	$I_D = 350 \text{ mA},  T_C = 25^{\circ}\text{C}$		1	1.5	
rDS(on)		$I_D = 350 \text{ mA},  T_C = 125^{\circ}\text{C}$ See Notes 5 and 6 and Figures 10 and 11		1.7	2.5	Ω
		$I_D = 350 \text{ mA},  T_C = 40^{\circ}\text{C}$				

NOTES: 3. Pulse duration  $\leq 100 \,\mu s$  and duty cycle  $\leq 2\%$ .

- 5. Technique should limit  $T_J T_C$  to 10°C maximum.
- 6. These parameters are measured with voltage-sensing contacts separate from the current-carrying contacts.
- 7. Nominal current is defined for a consistent comparison between devices from different sources. It is the current that produces a voltage drop of 0.5 V at  $T_C = 85^{\circ}C$ .



# TPIC6A595 **POWER LOGIC 8-BIT SHIFT REGISTER**

SLIS005A - APRIL 1993 - REVISED JANUARY 1995

# switching characteristics, $V_{CC}$ = 5 V, $T_{C}$ = 25°C


	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
tPHL	Propagation delay time, high-to-low-level output from G	C <sub>L</sub> = 30 pF, I <sub>D</sub> = 350 mA, See Figures 1, 2, and 12		30		ns
tPLH	Propagation delay time, low-to-high-level output from G			125		ns
t <sub>r</sub>	Rise time, drain output			60		ns
t <sub>f</sub>	Fall time, drain output			30		ns
ta	Reverse-recovery-current rise time	I <sub>F</sub> = 350 mA, di/dt = 20 A/μs,		100		ns
t <sub>rr</sub>	Reverse-recovery time	See Notes 5 and 6 and Figure 5		300		ns

# thermal resistance

PARAMETER		TEST CONDITIONS	MIN	MAX	UNIT
D Thermal resistance innetion to see	Thermal resistance, junction-to-case DW All eight outputs with equal power		10	°C/W	
R <sub>0</sub> JC Thermal resistance, junction-to-case			10		
B	R <sub>0</sub> JA Thermal resistance, junction-to-ambient DW NE All e	All eight outputs with equal power		50	°C/W
LθJA		NE	All eight outputs with equal power		50




NOTES: 5. Technique should limit T<sub>J</sub> – T<sub>C</sub> to 10°C maximum.
6. These parameters are measured with voltage-sensing contacts separate from the current-carrying contacts.



- NOTES: A. The word generator has the following characteristics:  $t_{\Gamma} \le 10$  ns,  $t_{W} = 300$  ns, pulsed repetition rate (PRR) = 5 kHz,  $Z_O = 50 \Omega$ .
  - B. CL includes probe and jig capacitance.

Figure 1. Resistive Load Operation




- NOTES: A. The word generator has the following characteristics:  $t_{\Gamma} \le 10$  ns,  $t_{W} = 300$  ns, pulsed repetition rate (PRR) = 5 kHz,  $Z_O = 50 \Omega$ .
  - B. C<sub>L</sub> includes probe and jig capacitance.

Figure 2. Test Circuit, Switching Times, and Voltage Waveforms




### PARAMETER MEASUREMENT INFORMATION

# OUTPUT CURRENT vs



### **REGION 1 CURRENT WAVEFORM**



First output current pulses after turn-on in chopping mode with resistive load.

NOTES: A. Figure 3 illustrates the output current characteristics of the device energizing a load having initially low, increasing resistance, e.g., an incandescent lamp. In region 1, chopping occurs and the peak current is limited to I<sub>OK</sub>. In region 2, output current is continuous. The same characteristics occur in reverse order when the device energizes a load having an initially high, decreasing resistance.

B. Region 1 duty cycle is approximately 2%.

Figure 3. Chopping-Mode Characteristics

# OUTPUT CURRENT LIMIT VS CASE TEMPERATURE






Figure 4

### PARAMETER MEASUREMENT INFORMATION



- NOTES: A. The VGG amplitude and RG are adjusted for di/dt = 20 A/ $\mu$ s. A VGG double-pulse train is used to set IF = 0.35 A, where t<sub>1</sub> = 10  $\mu$ s, t<sub>2</sub> = 7  $\mu$ s, and t<sub>3</sub> = 3  $\mu$ s.
  - B. The DRAIN terminal under test is connected to the TP K test point. All other terminals are connected together and connected to the TP A test point.
  - C. I<sub>RM</sub> = maximum recovery current

Figure 5. Reverse-Recovery-Current Test Circuit and Waveforms of Source-Drain Diode



† Non JEDEC symbol for avalanche time.


NOTES: A. The word generator has the following characteristics:  $t_r \le 10$  ns,  $t_f \le 10$  ns,  $z_0 = 50 \ \Omega$ .


B. Input pulse duration,  $t_{Wr}$  is increased until peak current  $I_{AS} = 600$  mA. Energy test level is defined as  $E_{AS} = (I_{AS} \times V_{(BR)DSX} \times t_{aV})/2 = 75$  mJ.

Figure 6. Single-Pulse Avalanche Energy Test Circuit and Waveforms




### TYPICAL CHARACTERISTICS






# MAXIMUM PEAK DRAIN CURRENT OF EACH OUTPUT



### STATIC DRAIN-SOURCE ON-STATE RESISTANCE




NOTE A: Technique should limit  $T_J - T_C$  to 10°C maximum.

Figure 10



### TYPICAL CHARACTERISTICS

### STATIC DRAIN-SOURCE ON-STATE RESISTANCE




**SWITCHING TIME CASE TEMPERATURE** 140  $I_{D} = 350 \text{ mA}$ See Note A 120 <sup>t</sup>PLH Switching Time - ns 100 80 60 <sup>t</sup>PHL 40 tf 20 - 50 150 T<sub>C</sub> – Case Temperature – °C

Figure 12

NOTE A: Technique should limit  $T_J - T_C$  to 10°C maximum.

### THERMAL INFORMATION

# NE PACKAGE TRANSIENT THERMAL IMPEDANCE



The single-pulse curve represents measured data. The curves for various pulse durations are based on the following equation:

$$\begin{split} Z_{\theta \mathsf{J}\mathsf{A}} \;\; &=\; \left|\; \frac{t_{\mathsf{W}}}{t_{\mathsf{C}}} \; \right| \; \mathsf{R}_{\theta \mathsf{J}\mathsf{A}} \;\; + \; \left|\; 1 \; - \; \frac{t_{\mathsf{W}}}{t_{\mathsf{C}}} \; \right| \; Z_{\theta}(t_{\mathsf{W}} + t_{\mathsf{C}}) \\ &+\; Z_{\theta}(t_{\mathsf{W}}) \!\!-\!\! Z_{\theta}(t_{\mathsf{C}}) \end{split}$$

Where:

 $Z_{\theta}(t_{W})$  = the single-pulse thermal impedance for t =  $t_{W}$  seconds

 $Z_{\theta}(t_{c})$  = the single-pulse thermal impedance for t = t<sub>c</sub> seconds

 $Z_{\theta}(t_W + t_C)$  = the single-pulse thermal impedance for  $t = t_W + t_C$  seconds

$$d = t_W/t_C$$




Figure 13



# **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 2000, Texas Instruments Incorporated