SLIS031 - APRIL 1994 - REVISED JULY 1995

- Low r_{DS(on)} . . . 5 Ω Typical
- Avalanche Energy . . . 30 mJ
- Eight Power DMOS-Transistor Outputs of 150-mA Continuous Current
- 500-mA Typical Current-Limiting Capability
- Output Clamp Voltage . . . 50 V
- Low Power Consumption


description

The TPIC6B273 is a monolithic, high-voltage, medium-current, power logic octal D-type latch with DMOS-transistor outputs designed for use in systems that require relatively high load power. The device contains a built-in voltage clamp on the outputs for inductive transient protection. Power driver applications include relays, solenoids, and other medium-current or high-voltage loads.


The TPIC6B273 contains eight positive-edgetriggered D-type flip-flops with a direct clear input. Each flip-flop features an open-drain power DMOS-transistor output.

When clear (CLR) is high, information at the D inputs meeting the setup time requirements is transferred to the DRAIN outputs on the positive-going edge of the clock (CLK) pulse. Clock triggering occurs at a particular voltage level and is not directly related to the transition time of the positive-going pulse. When the clock input (CLK) is at either the high or low level, the D input signal has no effect at the output. An asynchronous CLR is provided to turn all eight DMOS-transistor outputs off. When data is low for a given output, the DMOS-transistor output is off. When data is high, the DMOS-transistor output has sink-current capability.

Outputs are low-side, open-drain DMOS transistors with output ratings of 50 V and 150-mA continuous sink-current capability. Each output provides a 500-mA typical current limit at $T_C = 25^{\circ}C$. The current limit decreases as the junction temperature increases for additional device protection.



logic symbol†



[†] This symbol is in accordance with ANSI/IEEE Standard 91-1984 and IEC Publication 617-12.


FUNCTION TABLE (each channel)

INPUTS			OUTPUT
CLR	CLK	D	DRAIN
L	Χ	Χ	Н
Н	\uparrow	Н	L
Н	\uparrow	L	Н
Н	L	X	Latched

H = high level, L = low level, X = irrelevant


The TPIC6B273 is characterized for operation over the operating case temperature range of −40°C to 125°C.

logic diagram (positive logic)





schematic of inputs and outputs



absolute maximum ratings over recommended operating case temperature range (unless otherwise noted)†

Logic supply voltage, V _{CC} (see Note 1)	
Power DMOS drain-to-source voltage, V _{DS} (see Note 2)	
Continuous source-to-drain diode anode current	
Pulsed source-to-drain diode anode current (see Note 3)	1 A
Pulsed drain current, each output, all outputs on, I _D , T _C = 25°C (see Note 3)	500 mA
Continuous drain current, each output, all outputs on, I_D , $T_C = 25^{\circ}C$	150 mA
Peak drain current single output, I _{DM} ,T _C = 25°C (see Note 3)	500 mA
Single-pulse avalanche energy, E _{AS} (see Figure 4)	30 mJ
Avalanche current, I _{AS} (see Note 4)	500 mA
Continuous total dissipation	See Dissipation Rating Table
Operating virtual junction temperature range, T _J	40°C to 150°C
Operating case temperature range, T _C	40°C to 125°C
Storage temperature range	65°C to 150°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	260°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. All voltage values are with respect to GND.

- 2. Each power DMOS source is internally connected to GND.
- 3. Pulse duration \leq 100 μ s and duty cycle \leq 2%.
- 4. DRAIN supply voltage = 15 V, starting junction temperature (T_{JS}) = 25°C, L = 200 mH, I_{AS} = 0.5 A (see Figure 4).

DISSIPATION RATING TABLE

PACKAGE	$T_C \le 25^{\circ}C$ POWER RATING	DERATING FACTOR ABOVE T _C = 25°C	T _C = 125°C POWER RATING
DW	1389 mW	11.1 mW/°C	278 mW
N	1050 mW	10.5 mW/°C	263 mW



TPIC6B273 POWER LOGIC OCTAL D-TYPE LATCH

SLIS031 – APRIL 1994 – REVISED JULY 1995

recommended operating conditions

	MIN	MAX	UNIT
Logic supply voltage, VCC	4.5	5.5	V
High-level input voltage, VIH	0.85 V _{CC}		V
Low-level input voltage, V _{IL}		0.15 V _{CC}	V
Pulsed drain output current, T _C = 25°C, V _{CC} = 5 V (see Notes 3 and 5)	-500	500	mA
Setup time, D high before CLK↑, t _{SU} (see Figure 2)	20		ns
Hold time, D high after CLK↑, th (see Figure 2)	20		ns
Pulse duration, t _W (see Figure 2)	40		ns
Operating case temperature, T _C	-40	125	°C

electrical characteristics, V_{CC} = 5 V, T_{C} = 25°C (unless otherwise noted)

PARAMETER		TEST CONDITIONS			MIN	TYP	MAX	UNIT
V(BR)DSX	Drain-to-source breakdown voltage	I _D = 1 mA			50			V
V _{SD}	Source-to-drain diode forward voltage	I _F = 100 mA				0.85	1	V
lн	High-level input current	$V_{CC} = 5.5 \text{ V}, \qquad V_I = V_{CC}$					1	μΑ
I _{IL}	Low-level input current	$V_{CC} = 5.5 \text{ V},$	V _I = 0				-1	μΑ
laa	Logic supply current	V _{CC} = 5.5 V	All outputs off			20	100	
lcc			All outputs on			150	300	μΑ
I _N	Nominal current	V _{DS(on)} = 0.5 V, See Notes 5, 6, a		T _C = 85°C,		90		mA
Insx Off-state drain current		$V_{DS} = 40 \text{ V},$	V _{CC} = 5.5 V			0.1	5	
IDSX	On-state drain current	V _{DS} = 40 V,	V _{CC} = 5.5 V,	T _C = 125°C		0.15	8	μΑ
		I _D = 100 mA,	V _{CC} = 4.5 V			4.2	5.7	
r _{DS(on)}	Static drain-to-source on-state resistance	I _D = 100 mA, T _C = 125°C	V _{CC} = 4.5 V,	See Notes 5 and 6 and Figures 6 and 7		6.8	9.5	Ω
		I _D = 350 mA,	V _{CC} = 4.5 V			5.5	8	

switching characteristics, V_{CC} = 5 V, T_{C} = 25°C

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
tPLH	Propagation delay time, low-to-high-level output from CLK			150		ns
tPHL	Propagation delay time, high-to-low-level output from CLK	$C_L = 30 \text{ pF}, \qquad I_D = 100 \text{ mA},$		90		ns
t _r	Rise time, drain output	See Figures 1, 2, and 8		200		ns
t _f	Fall time, drain output			200		ns
ta	Reverse-recovery-current rise time	I _F = 100 mA, di/dt = 20 A/μs,		100		20
t _{rr}	Reverse-recovery time	See Notes 5 and 6 and Figure 3		300		ns

NOTES: 3. Pulse duration ≤ 100 µs and duty cycle ≤ 2%.

- 5. Technique should limit $T_J T_C$ to 10°C maximum.
- 6. These parameters are measured with voltage-sensing contacts separate from the current-carrying contacts.
- 7. Nominal current is defined for a consistent comparison between devices from different sources. It is the current that produces a voltage drop of 0.5 V at T_C = 85°C.



SLIS031 - APRIL 1994 - REVISED JULY 1995

thermal resistance

PARAMETER		TEST CONDITIONS	MIN	MAX	UNIT	
R _θ J _A Thermal resistance	Thermal registence, junction to embient	DW package	All 9 outputs with agual power		90	°C/W
	Thermal resistance, junction-to-ambient	N package	All 8 outputs with equal power		95	C/VV

PARAMETER MEASUREMENT INFORMATION 5 V 24 V 20 ΙD VCC $\mathbf{235}\ \Omega$ DUT 5 V 11 4-7, CLK Output 14-17 0 V Word DRAIN D Generator 5 V $C_L = 30 pF$ (see Note A) CLR 1 CLR (see Note B) 0 V **GND** 24 V 10 Output 0.5 V **TEST CIRCUIT VOLTAGE WAVEFORMS**

Figure 1. Resistive-Load Test Circuit and Voltage Waveforms





Figure 2. Test Circuit, Switching Times, and Voltage Waveforms

NOTES: A. The word generator has the following characteristics: $t_r \le 10$ ns, $t_f \le 10$ ns, $t_W = 300$ ns, pulsed repetition rate (PRR) = 5 KHz, $Z_{O} = 50 \ \Omega$.

B. CL includes probe and jig capacitance.




PARAMETER MEASUREMENT INFORMATION



- NOTES: A. The DRAIN terminal under test is connected to the TP K test point. All other terminals are connected together and connected to the TP A test point.
 - B. The V_{GG} amplitude and R_{G} are adjusted for di/dt = 20 A/ μ s. A V_{GG} double-pulse train is used to set I_{F} = 0.1 A, where t_{1} = 10 μ s, $t_2 = 7 \mu s$, and $t_3 = 3 \mu s$.

Figure 3. Reverse-Recovery-Current Test Circuit and Waveforms of Source-to-Drain Diode



- NOTES: A. The word generator has the following characteristics: $t_r \le 10$ ns, $t_f \le 10$ ns, $Z_O = 50 \Omega$.
 - B. Input pulse duration, t_W , is increased until peak current $l_{AS} = 0.5$ A. Energy test is defined as $E_{AS} = I_{AS} \times V_{(BR)DSX} \times t_{av}/2 = 30 \text{ mJ}.$

Figure 4. Single-Pulse Avalanche Energy Test Circuit and Waveforms



TYPICAL CHARACTERISTICS

PEAK AVALANCHE CURRENT vs TIME DURATION OF AVALANCHE 10 T_C = 25°C IAS - Peak Avalanche Current - A 4 0.4 0.2 0.1 0.1 0.2 0.4 2 10 t_{av} – Time Duration of Avalanche – ms

Figure 5

DRAIN-TO-SOURCE ON-STATE RESISTANCE vs **DRAIN CURRENT** $V_{CC} = 5 V$ See Note A





Figure 6

STATIC DRAIN-TO-SOURCE ON-STATE RESISTANCE



NOTE C: Technique should limit $T_J - T_C$ to 10°C maximum.

Figure 7

SWITCHING TIME vs **CASE TEMPERATURE**




Figure 8



THERMAL INFORMATION

MAXIMUM CONTINUOUS DRAIN CURRENT OF EACH OUTPUT NUMBER OF OUTPUTS CONDUCTING **SIMULTANEOUSLY** 0.45 $V_{CC} = 5 V$ ID - Maximum Continuous Drain Current 0.4 0.35 0.3 of Each Output - A 0.25 $T_C = 25^{\circ}C$ 0.2 0.15 T_C = 100°C 0.1 T_C = 125°C 0.05 0 2 3 4 5 6 7 8

Figure 9

N - Number of Outputs Conducting Simultaneously

MAXIMUM PEAK DRAIN CURRENT OF EACH OUTPUT NUMBER OF OUTPUTS CONDUCTING **SIMULTANEOUSLY** - Maximum Peak Drain Current of Each Output - A 0.5 d = 10% 0.45 d = 20% 0.4 0.35 d = 50%0.3 0.25 d = 80%0.2 0.15 $V_{CC} = 5 V$ 0.1 T_C = 25°C $d = t_W/t_{period}$ 0.05 = 1 ms/tperiod 0 ٥ 8

Figure 10

N - Number of Outputs Conducting Simultaneously

IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 2000, Texas Instruments Incorporated