SLAS147 - SEPTEMBER 1996

8-Bit Resolution TLV0834 . . . D OR N PACKAGE (TOP VIEW) 2.7 V to 3.6 V V_{CC} Easy Microprocessor Interface or NC 14 Vcc Standalone Operation CS 13 🛛 DI 2 Operates Ratiometrically or With V_{CC} CH0 3 12 CLK Reference CH1[11 SARS Δ 4- or 8-Channel Multiplexer Options With 10 DO CH2 5 Address Logic 9 REF CH3[6 8 ANLG GND DGTL GND 7 Input Range 0 V to V_{CC} With V_{CC} Reference **Remote Operation With Serial Data Link** TLV0838 . . . DW OR N PACKAGE Inputs and Outputs Are Compatible With (TOP VIEW) TTL and MOS Conversion Time of 32 μ s at CH0 20 Vcc CH1 [$f_{(CLK)} = 250 \text{ kHz}$ 19 NC 2 CH2 18 CS 3 **Functionally Equivalent to the ADC0834** СНЗ 🛙 4 17 🛛 DI and ADC0838 at 3-V Supply Without the 16 CLK CH4 🛛 5 Internal Zener Regulator Network CH5 🛛 6 15 SARS Total Unadjusted Error . . . ±1 LSB CH6 14 DO 7 13 SE CH7 **[** 8 description COM 🛛 9 12 REF

These devices are 8-bit successive-approximation analog-to-digital converters, each with an input-configurable multichannel multiplexer and serial input/output. The serial input/output is configured to interface with standard shift registers or microprocessors. Detailed information on interfacing with most popular microprocessors is readily available from the factory.

The TLV0834 (4-channel) and TLV0838 (8-channel) multiplexer is software configured for single-ended or differential inputs as well as pseudo-differential input assignments. The differential analog voltage input allows for common-mode rejection or offset of the analog zero input voltage value. In addition, the voltage reference input can be adjusted to allow encoding of any smaller analog voltage span to the full 8 bits of resolution.

DGTL GND

10

The TLV0834C and TLV0838C are characterized for operation from 0°C to 70°C. The TLV0834I and TLV0838I are characterized for operation from -40°C to 85°C.

AVAILABLE OF HONS								
	PACKAGE							
Τ _Α	SMALL OUTLINE (D)	SMALL OUTLINE (DW)	PLASTIC DIP (N)					
0°C to 70°C	TLV0834CD	TLV0838CDW	TLV0834CN	TLV0838CN				
-40°C to 85°C	TLV0834ID	TLV0838IDW	TLV0834IN	TLV0838IN				

AVAILABLE ODTIONS



•

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.


PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 1996, Texas Instruments Incorporated

11 ANLG GND

functional block diagram



TLV0834C, TLV0834I, TLV0838C, TLV0838I 3-VOLT 8-BIT ANALOG-TO-DIGITAL CONVERTERS WITH SERIAL CONTROL

SLAS147 - SEPTEMBER 1996

functional description

The TLV0834 and TLV0838 use a sample-data-comparator structure that converts differential analog inputs by a successive-approximation routine. Operation of both devices is similar with the exception of \overline{SE} , an analog common input, and multiplexer addressing. The input voltage to be converted is applied to a channel terminal and is compared to ground (single ended), to an adjacent input (differential), or to a common terminal (pseudo differential) that can be an arbitrary voltage. The input terminals are assigned a positive (+) or negative (–) polarity. When the signal input applied to the assigned positive terminal is less than the signal on the negative terminal, the converter output is all zeros.

Channel selection and input configuration are under software control using a serial-data link from the controlling processor. A serial-communication format allows more functions to be included in a converter package with no increase in size. In addition, it eliminates the transmission of low-level analog signals by locating the converter at the analog sensor and communicating serially with the controlling processor. This process returns noise-free digital data to the processor.

A particular input configuration is assigned during the multiplexer-addressing sequence. The multiplexer address shifts into the converter through the data input (DI) line. The multiplexer address selects the analog inputs to be enabled and determines whether the input is single ended or differential. When the input is differential, the polarity of the channel input is assigned. Differential inputs are assigned to adjacent channel pairs. For example, channel 0 and channel 1 may be selected as a differential pair. These channels cannot act differentially with any other channel. In addition to selecting the differential mode, the polarity may also be selected. Either channel of the channel pair may be designated as the negative or positive input.

The common input on the TLV0838 can be used for a pseudo-differential input. In this mode, the voltage on the common input is considered to be the negative differential input for all channel inputs. This voltage can be any reference potential common to all channel inputs. Each channel input can then be selected as the positive differential input. This feature is useful when all analog circuits are biased to a potential other than ground.

A conversion is initiated by setting \overline{CS} low, which enables all logic circuits. \overline{CS} must be held low for the complete conversion process. A clock input is then received from the processor. On each low-to-high transition of the clock input, the data on DI is clocked into the multiplexer-address shift register. The first logic high on the input is the start bit. A 3- to 4-bit assignment word follows the start bit. On each successive low-to-high transition of the clock input, the start bit and assignment word are shifted through the shift register. When the start bit is shifted into the start location of the multiplexer register, the input channel is selected and conversion starts. The SAR status output (SARS) goes high to indicate that a conversion is in progress, and DI to the multiplexer shift register is disabled for the duration of the conversion.


An interval of one clock period is automatically inserted to allow the selected multiplexed channel to settle. DO comes out of the high-impedance state and provides a leading low for one clock period of multiplexer settling time. The SAR comparator compares successive outputs from the resistive ladder with the incoming analog signal. The comparator output indicates whether the analog input is greater than or less than the resistive-ladder output. As the conversion proceeds, conversion data is simultaneously output from DO, with the most significant bit (MSB) first. After eight clock periods, the conversion is complete and SARS goes low.


The TLV0834 outputs the least-significant-bit (LSB) first data after the MSB-first data stream. When \overline{SE} is held high on the TLV0838, the value of the LSB remains on the data line. When \overline{SE} is forced low, the data is then clocked out as LSB-first data. (To output LSB first, \overline{SE} must first go low, then the data stored in the 9-bit shift register outputs LSB first.) When \overline{CS} goes high, all internal registers are cleared. At this time, the output circuits go to the high-impedance state. If another conversion is desired, \overline{CS} must make a high-to-low transition followed by address information.

DI and DO can be tied together and controlled by a bidirectional processor I/O bit received on a single wire. This is possible because DI is only examined during the multiplexer-addressing interval and DO is still in the high-impedance state.



SLAS147 - SEPTEMBER 1996





TLV0834 MUX-ADDRESS CONTROL LOGIC TABLE


	MUX ADDRE	CHANNEL NUMBER								
SGL/DIF	ODD/EVEN	SELECT BIT 1	CH0	CH1	CH2	CH3				
L	L	L	+	-						
L	L	Н			+	-				
L	Н	L	-	+						
L	Н	н			-	+				
Н	L	L	+							
Н	L	Н			+					
н	Н	L		+						
Н	Н	Н				+				
II high lavel	high layer in the second se									

H = high level, L = low level, - or + = terminal polarity for the selected input channel



SLAS147 - SEPTEMBER 1996

sequence of operation





SLAS147 - SEPTEMBER 1996

TLV0838 MUX-ADDRESS CONTROL LOGIC TABLE												
	MUX ADDRESS				SELECTED CHANNEL NUMBER							
SGL/DIF	ODD/EVEN	SEL	ЕСТ		0		1		2		3	СОМ
SGL/DIF	ODD/EVEN	1	0	CH0	CH1	CH2	CH3	CH4	CH5	CH6	CH7	
L	L	L	L	+	-							
L	L	L	н			+	-					
L	L	н	L					+	-			
L	L	н	н							+	-	
L	Н	L	L	-	+							
L	Н	L	н			-	+					
L	Н	н	L					-	+			
L	Н	н	н							-	+	
Н	L	L	L	+								-
н	L	L	н			+						-
н	L	н	L					+				-
н	L	н	н							+		-
н	Н	L	L		+							-
н	Н	L	н				+					-
н	Н	н	L						+			-
н	Н	н	н								+	-

H = high level, L = low level, - or + = polarity of external input

absolute maximum ratings over recommended operating free-air temperature range (unless otherwise noted)[†]

Supply voltage, V _{CC} (see Note 1)	
Input voltage range: Logic	
Analog	
Input current, I ₁	±5 mA
Total input current	±20 mA
Operating free-air temperature range, TA: C suffix	
l suffix	40°C to 85°C
Storage temperature range, T _{stg}	65°C to 150°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds: N package	ge 260°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: All voltage values, except differential voltages, are with respect to the network ground terminal.



SLAS147 - SEPTEMBER 1996

recommended operating conditions

		MIN	NOM	MAX	UNIT
Supply voltage, V _{CC} (see clock frequenc	y operating conditions)	2.7	3.3	3.6	V
High-level input voltage, VIH		2			V
Low-level input voltage, VIL				0.8	V
Clock frequency, f(CLK)	V _{CC} = 2.7 V	10		250	kHz
Clock frequency, f _(CLK)	V _{CC} = 3.3 V	10		600	kHz
Clock duty cycle (see Note 2)		40%		60%	
Pulse duration, CS high, t _{wH(CS)}		220			ns
Setup time, CS low, SE low, or data valid	before CLK↑, t _{SU}	350			ns
Hold time, data valid after CLK↑, t _h		90			ns
Hold time, data valid after CLK [↑] , t _h	C suffix	0		70	°C
Operating free-air temperature, 1A	I suffix	-40		85	

NOTE 2: The clock-duty-cycle range ensures proper operation at all clock frequencies. When a clock frequency is used outside the recommended duty-cycle range, the minimum pulse duration (high or low) is 1 µs.

electrical characteristics over recommended range of operating free-air temperature, $V_{CC} = 3.3 V$, $f_{(CLK)} = 250 \text{ kHz}$ (unless otherwise noted)

digital section

		TEAT CONDITIONAT		C SUFFIX			I SUFFIX			UNIT
	PARAMETER		TEST CONDITIONS [†]		TYP‡	MAX	MIN	TYP‡	MAX	UNIT
Vou	High-level output voltage	V _{CC} = 3 V,	I _{OH} = -360 μA	2.8			2.4			V
∨он		V _{CC} = 3 V,	I _{OH} = -10 μA	2.9			2.8			v
VOL	Low-level output voltage	V _{CC} = 3 V,	I _{OL} = 1.6 mA			0.34			0.4	V
IIН	High-level input current	V _{IH} = 3.6 V			0.005	1		0.005	1	μA
Ι _Ι	Low-level input current	$V_{IL} = 0$			-0.005	-1		-0.005	-1	μA
ЮН	High-level output (source) current	At V _{OH} , DO	= 0 V, $T_A = 25^{\circ}C$	-6.5	-15		-6.5	-15		mA
IOL	Low-level output (sink) current	A t V _{OL} , DO	$= V_{CC}, T_A = 25^{\circ}C$	8	16		8	16		mA
	High-impedance-state output	V _O = 3.3 V,	$T_A = 25^{\circ}C$		0.01	3		0.01	3	A
loz	current (DO or SARS)	$V_{O} = 0,$	$T_A = 25^{\circ}C$		-0.01	-3		-0.01	-3	μA
Ci	Input capacitance							5		pF
Co	Output capacitance							5		pF

[†] All parameters are measured under open-loop conditions with zero common-mode input voltage (unless otherwise specified).

[‡] All typical values are at V_{CC} = 3.3 V, $T_A = 25^{\circ}C$.



SLAS147 - SEPTEMBER 1996

analog and converter section

	PARAMETER		TEST CONDITIONS [†]	MIN	TYP‡	MAX	UNIT
VIC	Common-mode input voltage		See Note 3	-0.05 to V _{CC} +0.05			V
	Standby input current (see Note 4)	On channel	VI = 3.3 V			1	
he in s		Off channel	$V_{I} = 0$			-1	
I(stdby)		On channel	$V_{I} = 0$			-1	μA
		Off channel	V _I = 3.3 V			1	
^r i(REF)	Input resistance to REF			1.3	2.4	5.9	kΩ

total device

	PARAMETER	MIN	TYP‡	MAX	UNIT			
ICC	Supply current		0.2	0.75	mA			
† All pa	All parameters are measured under open-loop conditions with zero common-mode input voltage							

[†] All parameters are measured under open-loop conditions with zero common-mode input voltage.

[‡] All typical values are at V_{CC} = 3.3 V, T_A = 25°C.

NOTES: 3. When channel IN- is more positive than channel IN+, the digital output code is 0000 0000. Connected to each analog input are two on-chip diodes that conduct forward current for analog input voltages one diode drop above V_{CC}. Care must be taken during testing at low V_{CC} levels (3 V) because high-level analog input voltage (3.6 V) can, especially at high temperatures, cause the input diode to conduct and cause errors for analog inputs that are near full scale. As long as the analog voltage does not exceed the supply voltage by more than 50 mV, the output code is correct. To achieve an absolute 0- to 3.3-V input range requires a minimum V_{CC} of 3.25 V for all variations of temperature and load.

4. Standby input currents go in or out of the on or off channels when the A/D converter is not performing conversion and the clock is in a high or low steady-state condition.

operating characteristics, V_{CC} = 3.3 V, $f_{(CLK)}$ = 250 kHz, t_r = t_f = 20 ns, T_A = 25°C (unless otherwise noted)

	PARAMETER	R	TEST CONDITIONS§	MIN	TYP	MAX	UNIT
	Supply-voltage variation error	$V_{CC} = 3 V \text{ to } 3.6 V$		±1/16	±1/4	LSB	
	Total unadjusted error (see Note 5)		$V_{ref} = 3.3 V$, $T_A = MIN \text{ to MAX}$			±1	LSB
	Common-mode error	Differential mode		±1/16	±1/4	LSB	
L .	Propagation delay time, output data after CLK↓ (see Note 6)	MSB-first data	C _I = 100pF			500	
^t pd		LSB-first data				200	ns
.	Output dischlating, DO as CARC aft		$C_L = 10 \text{ pF}, R_L = 10 \text{ k}\Omega$			80	ns
^t dis	Output disable time, DO or SARS afte	$C_L = 100 \text{ pF}, R_L = 2 \text{ k}\Omega$			250	115	
t _{conv}	Conversion time (multiplexer-address	ing time not included)				8	clock periods

§ All parameters are measured under open-loop conditions with zero common-mode input voltage. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

NOTES: 5. Total unadjusted error includes offset, full-scale, linearity, and multiplexer errors.

6. The MSB-first data is output directly from the comparator and, therefore, requires additional delay to allow for comparator response time.



SLAS147 – SEPTEMBER 1996







Figure 1. Data-Input Timing







SLAS147 - SEPTEMBER 1996



PARAMETER MEASUREMENT INFORMATION


NOTE A: CI includes probe and jig capacitance.






SLAS147 - SEPTEMBER 1996

TYPICAL CHARACTERISTICS





SLAS147 - SEPTEMBER 1996



TYPICAL CHARACTERISTICS

OUTPUT CURRENT vs FREE-AIR TEMPERATURE






Figure 10




SLAS147 - SEPTEMBER 1996















IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated