SLAS124C- DECEMBER 1997 - REVISED DECEMBER 1999

- 8-Bit Resolution
- Integral Linearity Error
 - \pm 0.75 LSB Max (25°C)
 - ±1 LSB Max (-35°C to 85°C)
- Differential Linearity Error
 - ± 0.5 LSB (25°C)
 - ±0.75 LSB Max (-35°C to 85°C)
- Maximum Conversion Rate
 10 Mega-Samples per Second
 (MSPS) Min
- 2.7-V to 3.6-V Single-Supply Operation
- Low Power Consumption . . . 42 mW Typ at 3 V
- Low Voltage Replacement for CXD1175

Applications

- Communications
- Digital Imaging
- Video Conferencing
- High-Speed Data Conversion

PW OR NS PACKAGET (TOP VIEW) <u>oe</u> u 24 DGND DGND [] 2 23 REFB D1(LSB) [] 3 22 REFBS D2 [21 AGND D3 🛮 5 20 AGND D4 🛮 6 19 ANALOG IN D5 **[**] 7 18 V_{DDA} D6 🛮 8 17 REFT D7 🛮 9 16 REFTS D8(MSB) **1** 10 15 V_{DDA} V_{DDD} 11 14 \square \vee_{DDA} CLK [] 12 13 $D V_{\mathrm{DDD}}$


AVAILABLE OPTIONS

_	PACKAGE				
TA	TSSOP (PW)	SOP (NS)			
-35°C to 85°C	TLV5510IPW	TLV5510INS			

description

The TLV5510 is a CMOS 8-bit resolution semiflash analog-to-digital converter (ADC) with a 2.7-V to 3.6-V single power supply and an internal reference voltage source. It converts a wide band analog signal (such as a video signal) to a digital signal at a sampling rate of dc to 10 MHz.

functional block diagram




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



[†] Also available in tape and reel and ordered as the TLV5510INSR.

SLAS124C- DECEMBER 1997 - REVISED DECEMBER 1999

schematics of inputs and outputs



Terminal Functions

TERM	NAL	1/0	DESCRIPTION
NAME	NO.	1/0	DESCRIPTION
AGND	20, 21		Analog ground
ANALOG IN	19	I	Analog input
CLK	12	I	Clock input
DGND	2, 24		Digital ground
D1-D8	3-10	0	Digital data out. D1:LSB, D8:MSB
OE	1	Ι	Output enable. When \overline{OE} = low, data is enabled. When \overline{OE} = high, D1 – D8 is high impedance.
V_{DDA}	14, 15, 18		Analog supply voltage
V_{DDD}	11, 13		Digital supply voltage
REFB	23	I	Reference voltage in (bottom)
REFBS	22		Reference voltage (bottom). When using the internal voltage divider to generate a nominal 2-V reference, this terminal is shorted to the REFB terminal and the REFTS terminal is shorted to the REFT terminal (see Figure 21).
REFT	17	I	Reference voltage in (top)
REFTS	16		Reference voltage (top). When using the internal voltage divider to generate a nominal 2-V reference, this terminal is shorted to the REFT terminal and the REFBS terminal is shorted to the REFB terminal (see Figure 21).

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage, V _{DDA} , V _{DDD}	7 V
Reference voltage input range, REFT, REFB, REFBS, REFTS	
Analog input voltage range, V _{I(ANLG)}	AGND to V _{DDA}
Digital input voltage range, V _{I(DGTL)}	DGND to V _{DDD}
Digital output voltage range, VO(DGTL)	DGND to V _{DDD}
Operating free-air temperature range, T _A	. -35°C to 85°C
Storage temperature range, T _{stg}	−55°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.



SLAS124C- DECEMBER 1997 - REVISED DECEMBER 1999

recommended operating conditions

		MIN	NOM	MAX	UNIT
	V _{DDA} -AGND	2.7	3	3.6	V
Supply voltage	V _{DDD} -DGND	2.7	3	3.6	l v
	AGND-DGND	-100	0	100	mV
Reference input voltage (top), REFT		REFB+2		VDDA-0.3	V
Reference input voltage (bottom), REFB		0	0.6	REFT-2	V
Analog input voltage range, V _{I(ANLG)} (see Note 1)		REFB		REFT	V
High-level input voltage, V _{IH}		2.5			V
Low-level input voltage, V _{IL}				0.5	V
Pulse duration, clock high, t _{W(H)}		10			ns
Pulse duration, clock low, t _{W(L)}		10			ns
Clock frequency, f(CLK)				10	MHz
Sampling frequency, f _S				10	MSPS

NOTE 1: REFT – REFB ≤ 2.4 V maximum

electrical characteristics at V_{DDD} = V_{DDA} = 3 V, REFT = 2.5 V, REFB = 0.5 V, $f_{(CLK)}$ = 10 MHz, T_A = 25°C (unless otherwise noted)

digital I/O

	PARAMETER	TEST CONDITIONS [†]				TYP	MAX	UNIT
lіН	High-level input current	V _{DDD} = MAX,	VIH = VDDD				5	^
I _I L	Low-level input current	V _{DDD} = MAX,	V _{IL} = 0				5	μΑ
IOH	High-level output current	OE = GND,	$V_{DDD} = MIN,$	$V_{OH} = V_{DDD} - 0.5 V$	-1.6			mA
lOL	Low-level output current	OE = GND,	$V_{DDD} = MIN,$	V _{OL} = 0.4 V	2.6			IIIA
lozh	High-level high-impedance-state output leakage current	$\overline{OE} = V_{DDD}$,	V _{DDD} = MAX	$V_{OH} = V_{DDD}$			15	
lozL	Low-level high-impedance-state output leakage current	$\overline{OE} = V_{DDD}$,	V _{DDD} = MIN	V _{OL} = 0			15	μΑ

[†] Conditions marked MIN or MAX are as stated in recommended operating conditions.

power

PARAMETER		TEST CONDITIONS [†]	MIN	TYP	MAX	UNIT
I _{DD}	Supply current	f _{sin} = 1 MHz sine wave, reference resistor dissipation is separate		4	10	mA
I _{ref}	Reference voltage current	Δ REF = REFT – REFB = 2 V	6	10	14	mA

[†] Conditions marked MIN or MAX are as stated in recommended operating conditions.

SLAS124C- DECEMBER 1997 - REVISED DECEMBER 1999

electrical characteristics at $V_{DDD} = V_{DDA} = 3$ V, REFT = 2.5 V, REFB = 0.5 V, $f_{(CLK)} = 10$ MHz, $T_A = 25$ °C (unless otherwise noted) (continued)

static performance

	PARAMETER	TEST CONDITIONS [†] MIN TYP MAX			MAX	UNIT	
	Self-bias (1), at REFB	Short REFB to REFBS,	Short DEET to DEETS	0.54	0.60	0.72	
	Self-bias (1), REFT – REFB	SHOIL KEPB to KEPBS,	SHOIL REFT TO REFTS	1.8	2	2.4	V
	Self-bias (2), at REFT	Short REFB to AGND,	Short REFT to REFTS	2.25	2.5	3	
R _{ref}	Reference voltage resistor	Between REFT and REF	Between REFT and REFB			260	Ω
Ci	Analog input capacitance	$V_{I(ANLG)} = 1.5 V + 0.07$	$V_{I(ANLG)} = 1.5 V + 0.07 V_{rms}$				pF
	Integral nonlinearity (INL)	f(CLK) = 10 MHz,	T _A = 25°C		±0.3	±0.75	
	integral nonlinearity (INC)	f(CLK) = 10 MHz, V _I = 0.5 V to 2.5 V	$T_A = -35^{\circ}C$ to $85^{\circ}C$			±1	LSB
	Differential nonlinearity (DNL)	f(CLK) = 10 MHz,	T _A = 25°C		±0.2	±0.5	LOD
	Differential nonlinearity (DNL)	f(CLK) = 10 MHz, V _I = 0.5 V to 2.5 V	$T_A = -35^{\circ}C$ to $85^{\circ}C$			±0.75	
EZS	Zero-scale error	ΔREF = REFT – REFB = 2 V		-18	-43	-68	mV
EFS	Full-scale error	ΔREF = REFT – REFB =	2 V	-20	0	20	mV

[†] Conditions marked MIN or MAX are as stated in recommended operating conditions.

operating characteristics at V_{DDD} = V_{DDA} = 3 V, REFT = 2.5 V, REFB = 0.5 V, $f_{(CLK)}$ = 10 MHz, T_A = 25°C (unless otherwise noted)

	PARAMETER	TEST	CONDITIONS	MIN	TYP	MAX	UNIT
f _{conv}	Maximum conversion rate	$f_I = 1$ -kHz ramp wave form, $V_{I(ANLG)} = 0.5 \text{ V} - 2.5 \text{ V}$				10	MSPS
BW	Analog input bandwidth	At – 1 dB			17		MHz
DVV	Analog input bandwidth	At – 3 dB			36		MHz
t _{d(D)}	Digital output delay time	C _L ≤ 10 pF (see Note	1 and Figure 1)		18	30	ns
t _A J	Aperture jitter time				30		ps
t _{d(s)}	Sampling delay time				4		ns
t _{en}	Enable time, OE↓ to valid data	C _L = 10 pF			15		ns
tdis	Disable time, OE↑ to high impedance	C _L = 10 pF			10		ns
		Input tone – 1 MHz	T _A = 25°C		41		
	Courieus frae dunamia range (CEDD)	Input tone = 1 MHz	Full range		41		dB
	Spurious free dynamic range (SFDR)	innut tone 4 4 MHz	T _A = 25°C		38		uБ
		Input tone = 1.4 MHz	Full range		38		
CNID	Signal to point ratio	Input tone – 1.4 MHz	T _A = 25°C	38			dB
SNR	Signal-to-noise ratio	Input tone = 1.4 MHz	Full range		37		

NOTE 2: C_L includes probe and jig capacitance.

PARAMETER MEASUREMENT INFORMATION




Figure 1. I/O Timing Diagram

TYPICAL CHARACTERISTICS

POWER DISSIPATION




Figure 2




Figure 3

SIGNAL-TO-NOISE RATIO INPUT FREQUENCY 60 T_A = 25°C $V_{DDA} = 3 V$ 50 $V_{REFB} = 0.5 V$, V_{REFT} = 2.5 V, Fclk = 10 MHz Signal-To-Noise Ratio – dB 40 30 20 10 0 0.5 1.5 2 2.5

Figure 4

Input Frequency - MHz

DIFFERENTIAL NONLINEARITY

SAMPLES
(Under Recommended Operating Conditions)




Figure 5

EFFECTIVE NUMBER OF BITS

vs TEMPERATURE




Figure 6

INTEGRAL NONLINEARITY

vs SAMPLES

(Under Recommended Operating Conditions)




Figure 7

FAST FOURIER TRANSFORMER

vs **FREQUENCY** (Under Recommended Operating Conditions) 0 Fast Fourier Transformer - dB -20 -40 -60 -80 -100 -120 -140 -160 -180 -200 0.5 2.5 3.5 f - Frequency - MHz

Figure 8

INTEGRAL LINEARITY ERROR

FREQUENCY 1.8 $V_{DDD} = 2.7 V$, 1.6 $V_{DDA} = 2.7 V$ $V_{REFT} = 2.5 V$ $T_A = 25^{\circ}C$ INL - Integral Linearity - LSB 1.4 **V_{REFB}** = 0.5 V 1.2 1 $T_A = -35^{\circ}C$ 0.8 $T_A = 85^{\circ}C$ 0.6 0.4 0.2 0 7 15 17 19 5 13 21 f_{CLK} - Frequency - MHz

Figure 9

DIFFERENTIAL LINEARITY ERROR vs








Figure 10














EFFECTIVE NUMBER OF BITS vs




Figure 17

SLAS124C- DECEMBER 1997 - REVISED DECEMBER 1999

APPLICATION INFORMATION

The following notes are design recommendations that should be used with the TLV5510.

- External analog and digital circuitry should be physically separated and shielded as much as possible to reduce system noise.
- RF breadboarding or printed-circuit-board (PCB) techniques should be used throughout the evaluation and production process. Breadboards should be copper clad for bench evaluation.
- Since AGND and DGND are connected internally, the ground lead in must be kept as noise free as possible.
 A good method to use is twisted-pair cables for the supply lines to minimize noise pickup. An analog and digital ground plane should be used on PCB layouts when additional logic devices are used. The AGND and DGND terminals of the device should be tied to the analog ground plane.
- V_{DDA} to AGND and V_{DDD} to DGND should be decoupled with 1-μF and 0.01-μF capacitors, respectively, placed as close as possible to the appropriate device terminals. A ceramic chip capacitor is recommended for the 0.01-μF capacitor. Care should be exercised to assure a solid noise-free ground connection for the analog and digital grounds.
- V_{DDA}, AGND, and ANALOG IN terminals should be shielded from the higher frequency terminals, CLK and D0–D7. If possible, AGND traces should be placed on both sides of the ANALOG IN traces on the PCB for shielding.
- In testing or application of the device, the resistance of the driving source connected to the analog input should be 10 Ω or less within the analog frequency range of interest.



Clock

APPLICATION INFORMATION V_{DDA} 3.3 V V_{DDD} 3.3 V FB2 + C10 FB1 FB3 C3 C8 13 V_{DDA} $\mathsf{DV}_{\mathsf{DDD}}$ C9 C4 15 V_{DDA} DV_{DDD} C5 18 V_{DDA} 16 **REFTS** D8 C6 17 D7 REFT D6 D5 From Clamp D4 Output C1 D3 19 Video Input Buffer **ANALOG IN** D2 (2V_{PP}) - C2 D1 R1 22 **REFBS** CLK **C7** 23 **REFB** OE 20 **AGND DGND** 21 AGND DGND D H**Output Enable**

LOCATION	DESCRIPTION
C1, C3, C4 -C9	0.1 μF Capacitor
C2	10 pF Capacitor
C10	47 μF Capacitor
FB1, FB2, FB3	Ferrite bead
R1	75 Ω Resistor

Figure 18. Application and Test Schematic Using Internal Reference

functional description

The TLV5510 is a semiflash ADC featuring two lower comparator blocks of four bits each.

As shown in Figure 19, input voltage V_I(1) is sampled with the falling edge of CLK1 to the upper comparators block and the lower comparators block(A), S(1). The upper comparators block finalizes the upper data UD(1) with the rising edge of CLK2, and simultaneously, the lower reference voltage generates the voltage RV(1) corresponding to the upper data. The lower comparators block (A) finalizes the lower data LD(1) with the rising edge of CLK3. UD(1) and LD(1) are combined and output as OUT(1) with the rising edge of CLK4. According to the above internal operation described, output data is delayed 2.5 clocks from the analog input voltage sampling point.

Input voltage V_I(2) is sampled with the falling edge of CLK2. UD(2) is finalized with the rising edge of CLK3, and LD(2) is finalized with the rising edge of CLK4 at the lower comparators block(B). OUT(2) is output with the rising edge of CLK5.




Figure 19. Internal Functional Timing Diagram



functional description (continued)

The MSB comparator block converts on the falling edge of each applied clock cycle. The LSB comparator blocks CB-A and CB-B convert on the falling edges of the first and second following clock cycles, respectively. The timing diagram of the conversion algorithm is shown in Figure 19.

analog input operation

The analog input stage to the TLV5510 is a chopper-stabilized comparator and is equivalently shown below:




Figure 20. External Connections for Using the Internal Reference Resistor Divider

Figure 20 depicts the analog input for the TLV5510. The switches shown are controlled by two internal clocks, $\phi1$ and $\phi2$. These are nonoverlapping clocks that are generated from the CLK input. During the sampling period, $\phi1$, S1 is closed and the input signal is applied to one side of the sampling capacitor, C_S . Also during the sampling period, S2 through S(N) are closed. This sets the comparator input to approximately 2.5 V. The delta voltage is developed across C_S . During the comparison phase, $\phi2$, S1 is switched to the appropriate reference voltage for the bit value N, i.e., $V_{ref(N)}$. S2 is opened and $V_{ref(N)} - VC_S$ toggles the comparator output to the appropriate digital 1 or 0. The small resistance values for the switch, S1, and small value of the sampling capacitor combine to produce the wide analog input bandwidth of the TLV5510. The source impedance driving the analog input of the TLV5510 should be less than 100 Ω across the range of input frequency spectrum.

reference inputs – REFB, REFT, REFBS, REFTS

The range of analog inputs that can be converted are determined by REFB and REFT, REFT being the maximum reference voltage and REFB being the minimum reference voltage. The TLV5510 is tested with REFT = 2.5 V or 2 V and REFB = 0.5 V or 0 V producing a 2-V full-scale range. The TLV5510 can operate with REFT – REFB = 2.4 V, but the power dissipation in the reference resistor increases significantly (49 mW at 3.3 V nominally). It is recommended that a $0.1 \, \mu\text{F}$ capacitor be attached to REFB and REFT whether using externally or internally generated voltages.



internal reference voltage conversion

Three internal resistors allow the device to generate an internal reference voltage. These resistors are brought out on terminals V_{DDA} , REFTS, REFT, REFB, REFBS, and AGND. Two different bias voltages are possible without the use of external resistors.

The internal resistors are provided to develop REFT and REFB as listed in Table 1 (bias option 1) with only two external connections. This is developed with a 3-resistor network connected to V_{DDA} . When using this feature, connect REFT to REFTS and connect REFB to REFBS. For applications where the variance associated with V_{DDA} is acceptable, this internal voltage reference saves space and cost (see Figure 21).

A second internal bias option (bias two option) is shown in Figure 22. Using this scheme REFB = AGND and REFT is as shown in Table 1 (bias option 2). These bias voltage options can be used to provide the values listed in the following table.

BIAS OPTION	V	BIAS VOLTAGE					
BIAS OF HOR	V_{DDA}	V _{REFB}	V _{REFT}	V _{REFT} - V _{REFB}			
	2.7 V	0.54	2.34	1.8			
1	3 V	0.6	2.60	2			
	3.3 V	0.66	2.86	2.2			
	3.6 V	0.72	3.12	2.4			
	2.7 V	AGND	2.25	2.25			
2	3 V	AGND	2.5	2.5			
	3.3 V	AGND	2.75	2.75			
	3.6 V	AGND	3	3			

Table 1. Bias Voltage Options for Different V_{DDA}

To use the internally-generated reference voltage, terminal connections should be made as shown in Figure 21 or Figure 22.




Figure 21. External Connections Using the Internal Bias One Option






Figure 22. External Connections for Using the Internal Reference Resistor Divider

functional operation

The TLV5510 functions as shown in the Table 2.

Table 2. Functional Operation

INPUT SIGNAL	STEP		DIGITAL OUTPUT CODE						
VOLTAGE	SIEP	MSB							LSB
REFT	255	1	1	1	1	1	1	1	1
		•	•	•	•	•	•	•	•
			•	•	•	•	•	•	•
	128	1	0	0	0	0	0	0	0
	127	0	1	1	1	1	1	1	1
			•	•	•	•	•	•	•
		•	•	•	•	•	•	•	•
REFB	0	0	0	0	0	0	0	0	0


SLAS124C- DECEMBER 1997 - REVISED DECEMBER 1999

MECHANICAL DATA

PW (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE

14 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153


SLAS124C- DECEMBER 1997 - REVISED DECEMBER 1999

MECHANICAL DATA

NS (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE

14 PIN SHOWN



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.

IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1999, Texas Instruments Incorporated