SCBS480I – JUNE 1994 – REVISED NOVEMBER 1999

 Members of the Texas Instruments Widebus™ Family Universal Bus Transceiver (UBT™) 	SN54GTL16612 WD PACKAGE SN74GTL16612 DGG OR DL PACKAGE (TOP VIEW)	
Combines D-Type Latches and D-Type Flip-Flops for Operation in Transparent, Latched, Clocked, or Clock-Enabled Mode	OEAB 1 56 CEAB LEAB 2 55 CLKAB A1 3 54 B1	
 Translate Between GTL/GTL+ Signal Levels and LVTTL Logic Levels 	GND [] 4 53] GND A2 [] 5 52] B2	
 Support Mixed-Mode (3.3 V and 5 V) Signal Operation on A-Port and Control Inputs 	A3 [] 6 51]] B3 V _{CC} (3.3 V) [] 7 50 [] V _{CC} (5 V)	
Identical to '16601 Function	A4 🛛 8 49 🖸 B4	
 I_{off} Supports Partial-Power-Down Mode Operation 	A5 0 9 48 0 B5 A6 0 10 47 0 B6	
 Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors on A Port 	GND 11 46 GND A7 12 45 B7 A8 13 44 B8	
 Latch-Up Performance Exceeds 500 mA Per JESD 17 	A9 [] 14 43]] B9 A10 [] 15 42]] B10 A11 [] 16 41 [] B11	
 Distributed V_{CC} and GND-Pin Configuration Minimizes High-Speed Switching Noise 	A12 [17 40] B12 GND [18 39] GND	
 Package Options Include Plastic Shrink Small-Outline (DL), Thin Shrink 	A13 [] 19 38 [] B13 A14 [] 20 37 [] B14	
Small-Outline (DGG), and Ceramic Flat (WD) Packages	A15 21 36 B15 V _{CC} (3.3 V) 22 35 V _{REF}	
	A16 23 34 B16	
description		
The 'GTL16612 devices are 18-bit universal bus transceivers (UBT) that provide LVTTL-to-GTL/GTL+ and GTL/GTL+-to-LVTTL signal-level translation. They combine D-type flip-flops and	GND 25 32 GND A18 26 31 B18 OEBA 27 30 CLKBA LEBA 28 29 CEBA	

D-type latches to allow for transparent, latched,

clocked, and clock-enabled modes of data transfer identical to the '16601 function. The devices provide an interface between cards operating at LVTTL logic levels and a backplane operating at GTL/GTL+ signal levels. Higher-speed operation is a direct result of the reduced output swing (<1 V), reduced input threshold levels, and output edge control (OEC^{TM}).

The user has the flexibility of using these devices at either GTL ($V_{TT} = 1.2$ V and $V_{REF} = 0.8$ V) or the preferred higher noise margin GTL+ ($V_{TT} = 1.5$ V and $V_{REF} = 1$ V) signal levels. GTL+ is the Texas Instruments derivative of the Gunning transceiver logic (GTL) JEDEC standard JESD 8-3. The B port normally operates at GTL or GTL+ signal levels, while the A-port and control inputs are compatible with LVTTL logic levels and are 5-V tolerant. V_{REF} is the reference input voltage for the B port.

V_{CC} (5 V) supplies the internal and GTL circuitry while V_{CC} (3.3 V) supplies the LVTTL output buffers.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus, UBT, and OEC are trademarks of Texas Instruments Incorporated.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 1999, Texas Instruments Incorporated

SCBS480I – JUNE 1994 – REVISED NOVEMBER 1999

description (continued)

Data flow in each direction is controlled by output-enable (OEAB and OEBA), latch-enable(LEAB and LEBA), and clock (CLKAB and CLKBA) inputs. The clock can be controlled by the clock-enable (CEAB and CEBA) inputs. For A-to-B data flow, the devices operate in the transparent mode when LEAB is high. When LEAB is low, the A data is latched if CEAB is low and CLKAB is held at a high or low logic level. If LEAB is low, the A data is stored in the latch/flip-flop on the low-to-high transition of CLKAB if CEAB also is low. When OEAB is low, the outputs are active. When OEAB is high, the outputs are in the high-impedance state. Data flow for B to A is similar to that for A to B, but uses OEBA, LEBA, CLKBA, and CEBA.

These devices are fully specified for partial-power-down applications using I_{off} . The I_{off} circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

Active bus-hold circuitry holds unused or undriven LVTTL inputs at a valid logic state. Use of pullup or pulldown resistors with the bus-hold circuitry is not recommended.

The SN54GTL16612 is characterized for operation over the full military temperature range of -55° C to 125° C. The SN74GTL16612 is characterized for operation from -40° C to 85° C.

		INPUTS	i		OUTPUT	Nobe
CEAB	OEAB	LEAB	CLKAB	Α	В	MODE
Х	Н	Х	Х	Х	Z	Isolation
L	L	L	Н	Х	в ₀ ‡ в ₀ §	Latabad storage of A data
L	L	L	L	Х	в ₀ §	Latched storage of A data
Х	L	Н	Х	L	L	Transparent
Х	L	Н	Х	Н	н	Transparent
L	L	L	\uparrow	L	L	Clocked storage of A data
L	L	L	\uparrow	Н	н	Clocked storage of A data
н	L	L	Х	Х	в ₀ §	Clock inhibit

FUNC	τιοΝ	TAR	гt
FUNC	IIUN	IADI	


[†] A-to-B data flow is shown. B-to-A data flow is similar but uses OEBA, LEBA, CLKBA, and CEBA.

[‡]Output level before the indicated steady-state input conditions were established, provided that CLKAB was high before LEAB went low

§ Output level before the indicated steady-state input conditions were established



SCBS480I - JUNE 1994 - REVISED NOVEMBER 1999



logic diagram (positive logic)

To 17 Other Channels



SCBS480I – JUNE 1994 – REVISED NOVEMBER 1999

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, V _{CC} : 3.3 V	-0.5 V to 4.6 V
5 V	
Input voltage range, V _I (see Note 1): A-port and control inputs	
B port and V _{RFF}	
Voltage range applied to any output in the high or power-off state, V_{O}	
(see Note 1): A port	–0.5 V to 7 V
B port	
Current into any output in the low state, I _O : A port	128 mA
B port	80 mA
Current into any A-port output in the high state, I _O (see Note 2)	
Continuous current through each V _{CC} or GND	±100 mA
Input clamp current, I _{IK} (V _I < 0)	–50 mA
Output clamp current, I _{OK} (V _O < 0)	
Package thermal impedance, θ_{JA} (see Note 3): DGG package	64°C/W
DL package	56°C/W
Storage temperature range, T _{stg}	–65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

2. This current flows only when the output is in the high state and $V_O > V_{CC}$.

3. The package thermal impedance is calculated in accordance with JESD 51.

recommended operating conditions (see Notes 4 through 6)

	•	•	•		•				
			SN5	4GTL166	612	SN7	'4GTL166'	12	
			MIN	NOM	MAX	MIN	NOM	UNIT	
\/	Cumple under no	3.3 V	3.15	3.3	3.45	3.15	3.3	3.45	v
VCC	Supply voltage	5 V	4.75	5	5.25	4.75	5	5.25	v
V Termination	GTL	1.14	1.2	1.26	1.14	1.2	1.26	V	
VTT	voltage	GTL+	1.35	1.5	1.65	1.35	1.5	1.65	v
N	Cumphunghana	GTL	0.74	0.8	0.87	0.74	0.8	0.87	v
VREF	Supply voltage	GTL+	0.87	1	1.1	0.87	1	1.1	v
\ <i>\</i> .	In nut valta na	B port			V _{TT}			VTT	v
VI	Input voltage	Except B port			5.5			5.5	v
Maria	High-level	B port	V _{REF} +50 mV			V _{REF} +50 mV			V
VIH	input voltage	Except B port	2			2			v
\ <i>\</i>	Low-level	B port			V _{REF} -50 mV		,	VREF-50 mV	v
VIL	input voltage	Except B port			0.8			0.8	v
IIK	Input clamp current				-18			-18	mA
IOH	High-level output current	A port			-32			-32	mA
	Low-level	A port			64			64	
IOL	output current	B port			40			40	mA
TA	Operating free-air te	mperature	-55		125	-40		85	°C

NOTES: 4. All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

5. Normal connection sequence is GND first, $V_{CC} = 5 V$ second, and $V_{CC} = 3.3 V$, I/O, control inputs, V_{TT} and V_{REF} (any order) last.

 V_{TT} and R_{TT} can be adjusted to accommodate backplane impedances as long as they do not exceed the DC absolute I_{OL} ratings. Similarly, V_{REF} can be adjusted to optimize noise margins, but normally is 2/3 V_{TT}.



SCBS480I - JUNE 1994 - REVISED NOVEMBER 1999

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDI		SN54	GTL166	12	SN74	GTL166	12	
FARAN	VIEIER	TEST CONDIT	IONS	MIN	түр†	MAX	MIN	TYP†	MAX	
VIK		V _{CC} (3.3 V) = 3.15 V, V _{CC} (5 V) = 4.75 V	lj = -18 mA			-1.2		-1.2		
		V _{CC} (3.3 V)= 3.15 V to 3.45 V, V _{CC} (5 V) = 4.75 V to 5.25 V	I _{OH} = -100 μA	V _{CC} (3.3	V)–0.2		V _{CC} (3.3	V)–0.2		
Vон	A port	V _{CC} (3.3 V) = 3.15 V,	I _{OH} = -8 mA	2.4		-	2.4			V
		V _{CC} (5 V) = 4.75 V	I _{OH} = -32 mA	2			2			
			I _{OL} = 100 μA			0.2			0.2	
	A port	V _{CC} (3.3 V) = 3.15 V,	I _{OL} = 16 mA			0.4			0.4	
VOL		V _{CC} (5 V) = 4.75 V	I _{OL} = 32 mA			0.5			0.5	V
		I _{OL} = 64 mA			0.6			0.55		
	B port	V _{CC} (3.3 V) = 3.15 V, V _{CC} (5 V)	= 4.75 V, I _{OL} = 40 mA			0.5			0.4	
	Control inputs	V _{CC} (3.3 V) = 0 or 3.45 V, V _{CC} (5 V) = 0 or 5.25 V	V _I = 5.5 V			10			10	
			V _I = 5.5 V			1000			20	
lj	A port	V _{CC} (3.3 V) = 3.45 V, V _{CC} (5 V) = 5.25 V	VI = VCC (3.3 V)			1			1	μA
			V _I = 0			-30			-30	
	B port	V _{CC} (3.3 V) = 3.45 V,	$V_{I} = V_{CC} (3.3 V)$			5			5	
	Броп	V _{CC} (5 V) = 5.25 V	V ₁ = 0			-5			-5	
l _{off}		$V_{CC} = 0,$	$V_{I} \text{ or } V_{O} = 0 \text{ to } 4.5 \text{ V}$			1000			100	μA
			V _I = 0.8 V	75			75			
II(hold)	A port	V_{CC} (3.3 V) = 3.15 V, V_{CC} (5 V) = 4.75 V	V _I = 2 V	-75			-75			μA
			$V_{I} = 0 \text{ to } V_{CC} (3.3 \text{ V})^{\ddagger}$			±500			±500	
	A port	V _{CC} (3.3 V) = 3.45 V, V _{CC} (5 V)	= 5.25 V, V_0 = 3 V			1			1	
IOZH	B port	V _{CC} (3.3 V) = 3.45 V, V _{CC} (5 V)	= 5.25 V, V _O = 1.2 V			10			10	μA
	A port	V _{CC} (3.3 V) = 3.45 V, V _{CC} (5 V)	= 5.25 V, V_0 = 0.5 V			-1			-1	μA
IOZL	B port	V _{CC} (3.3 V) = 3.45 V, V _{CC} (5 V)	= 5.25 V, V_0 = 0.4 V			-10			-10	μΑ
		V _{CC} (3.3 V) = 3.45 V,	Outputs high			1			1	
I _{CC} (3.3 V)	A or B port	V_{CC} (5 V) = 5.25 V, I _O = 0,	Outputs low			5			5	mA
(0.0 1)	pon	$V_{I} = V_{CC} (3.3 \text{ V}) \text{ or GND}$	Outputs disabled			1			1	
		V _{CC} (3.3 V) = 3.45 V,	Outputs high			120			120	
I <u>CC</u> (5 V)	A or B port	V_{CC} (5 V) = 5.25 V, I _O = 0,	Outputs low			120			120	mA
(0 1)	pon	$V_{I} = V_{CC} (3.3 \text{ V}) \text{ or GND}$	Outputs disabled 120			120				
∆ICC§		V_{CC} (3.3 V) = 3.45 V, V_{CC} (5 V) A-port or control inputs at V_{CC} (3 One input at 2.7 V				1			1	mA
Ci	Control inputs	V _I = 3.15 V or 0			3.5	12		3.5		pF
C.	A port	$V_{0} = 3.15 V_{0} c_{0}$			12	18		12		~
Cio	B port	V _O = 3.15 V or 0				10			5	pF

[†] All typical values are at V_{CC} (3.3 V) = 3.3 V, V_{CC} (5 V) = 5 V, T_A = 25°C. [‡] This is the bus-hold maximum dynamic current. It is the minimum overdrive current required to switch the input from one state to another. § This is the increase in supply current for each input that is at the specified TTL voltage level rather than V_{CC} or GND.



SCBS480I – JUNE 1994 – REVISED NOVEMBER 1999

timing requirements over recommended ranges of supply voltage and operating free-air temperature, V_{TT} = 1.2 V and V_{REF} = 0.8 V for GTL (unless otherwise noted) (see Figure 1)

			SN54GTI	_16612	SN74GTL	16612	UNIT	
			MIN	MAX	MIN	MAX	UNIT	
fclock	Clock frequency		0	95	0	95	MHz	
	Dulas duration	LEAB or LEBA high	3.3		3.3			
tw	Pulse duration	CLKAB or CLKBA high or low	5.6		5.6		ns	
		A before CLKAB↑	1.3		1.3			
		B before CLKBA↑	3.4		2.5			
	Setup time	A before LEAB↓	1.2		0			
t _{su}		B before LEBA↓	1		1		ns	
		CEAB before CLKAB [↑]	2.1		2			
		CEBA before CLKBA↑	2.6		2.2			
		A after CLKAB↑	2.9		1.6			
		B after CLKBA↑	4.1		0.3			
	the late of a second	A after LEAB↓	4.5		4			
th	Hold time	B after LEBA↓	4.3		3.6		ns	
		CEAB after CLKAB↑	2		0.8			
		CEBA after CLKBA1	1.1		1.1			

switching characteristics over recommended ranges of supply voltage and operating free-air temperature, V_{TT} = 1.2 V and V_{REF} = 0.8 V for GTL (see Figure 1)

PARAMETER	FROM	то	SN5	54GTL16	612	SN7	4GTL16	612	UNIT
PARAMETER	(INPUT)	(OUTPUT)	MIN	түр†	MAX	MIN	TYP†	MAX	UNIT
fmax			95			95			MHz
^t PLH	A	В	1	2.8	4.5	1.5	2.8	4.1	
^t PHL		В	1	2.5	4.5	1.3	2.5	4	ns
^t PLH		В	1	3.6	5.5	2	3.6	5.3	ns
^t PHL	LEAB	В	1	3.5	6	1.9	3.5	5.4	115
^t PLH	CLKAB	В	1	3.7	5.5	2.3	3.7	5.3	ns
^t PHL	CLKAB	В	1	3.4	5.5	1.9	3.4	5.4	115
t _{en}	OEAB	В	1	3.3	5.5	2	3.3	5.5	ns
^t dis		D	1	3.4	5.5	2	3.4	5.1	115
tr	Transition time, B or	utputs (0.5 V to 1 V)		1.3			1.3		ns
t _f	Transition time, B or	utputs (1 V to 0.5 V)		0.5			0.5		ns
^t PLH	в	А	2	4.1	6.9	2.1	4.1	6.3	
^t PHL	В	A	1	2.9	5.1	1.2	2.9	4.6	ns
^t PLH	LEBA	А	2	3.7	6.1	2.3	3.7	5.7	ns
^t PHL	LEDA	A	1	3	5.1	1.8	3	4.8	115
^t PLH	CLKBA	А	2	3.8	6.4	2.5	3.8	6.1	ns
^t PHL		A	2	3.3	5.6	2.3	3.3	5.2	115
ten	OEBA	٨	1	5	7.5	2.3	5	7.4	20
^t dis		A	2	4.3	6.9	2.5	4.3	6.4	ns

[†] All typical values are at V_{CC} (3.3 V) = 3.3 V, V_{CC} (5 V) = 5 V, T_A = 25°C.



SCBS480I - JUNE 1994 - REVISED NOVEMBER 1999

timing requirements over recommended ranges of supply voltage and operating free-air temperature, V_{TT} = 1.5 V and V_{REF} = 1 V for GTL+ (unless otherwise noted) (see Figure 1)

			SN54GT	16612	SN74GTI	_16612	UNIT	
			MIN	MAX	MIN	MAX	UNIT	
fclock	Clock frequency		0	95	0	95	MHz	
+	Dulas duration	LEAB or LEBA high	3.3		3.3		ns	
tw	Pulse duration	CLKAB or CLKBA high or low	5.6		5.6		115	
		A before CLKAB [↑]	1.3		1.3			
		B before CLKBA↑	3.2		2.3			
	Setup time	A before LEAB↓	1.2		0			
t _{su}		B before LEBA↓	1.3		1.3		ns	
		CEAB before CLKAB↑	2.1		2		1	
		CEBA before CLKBA↑	2.6		2.2			
		A after CLKAB↑	2.9		1.6			
		B after CLKBA↑	4.4		0.3			
		A after LEAB↓	4.5		4			
th	Hold time	B after LEBA↓	4.3		3.6		ns	
		CEAB after CLKAB↑	2		0.8			
		CEBA after CLKBA↑	1.1		1.1			

switching characteristics over recommended ranges of supply voltage and operating free-air temperature, V_{TT} = 1.5 V and V_{REF} = 1 V for GTL+ (see Figure 1)


	FROM	то	SN5	54GTL16	612	SN7	4GTL16	612	
PARAMETER	(INPUT)	(OUTPUT)	MIN	TYP [†]	MAX	MIN	TYP [†]	MAX	UNIT
f _{max}			95			95			MHz
^t PLH	A	В	1	2.8	4.5	1.5	2.8	4.1	
^t PHL		В	1	2.5	4.6	1.3	2.5	4.1	ns
^t PLH		В	1	3.6	5.5	2	3.6	5.3	ns
^t PHL	LEAB	В	1	3.5	6.1	1.9	3.5	5.5	115
^t PLH	CLKAD	В	1	3.7	5.5	2.3	3.7	5.3	
^t PHL	CLKAB	В	1	3.4	5.6	1.9	3.4	5.5	ns
^t PLH	OEAB	В	1	3.4	5.5	2	3.4	5.1	
^t PHL		В	1	3.3	5.6	2	3.3	5.6	ns
tr	Transition time, B or	utputs (0.5 V to 1 V)		1.5			1.5		ns
t _f	Transition time, B or	utputs (1 V to 0.5 V)		0.8			0.8		ns
^t PLH	В	А	1.9	4	6.9	2	4	6.3	
^t PHL	В	A	0.9	2.8	4.9	1.1	2.8	4.4	ns
^t PLH	LEBA	А	2	3.7	6.1	2.3	3.7	5.7	ns
^t PHL	LEDA	A	1	3	5.1	1.8	3	4.8	115
^t PLH	CLKBA	А	2	3.8	6.4	2.5	3.8	6.1	ns
^t PHL	OLINDA	A	2	3.3	5.6	2.3	3.3	5.2	115
t _{en}	OEBA	А	1	5	7.5	2.3	5	7.4	00
^t dis	ULDA	A	2	4.3	6.9	2.5	4.3	6.4	ns

[†] All typical values are at V_{CC} (3.3 V) = 3.3 V, V_{CC} (5 V) = 5 V, T_A = 25°C.



SCBS480I - JUNE 1994 - REVISED NOVEMBER 1999


PARAMETER MEASUREMENT INFORMATION $V_{TT} = 1.2 \text{ V}$, $V_{REF} = 0.8 \text{ V}$ FOR GTL AND $V_{TT} = 1.5 \text{ V}$, $V_{REF} = 1 \text{ V}$ FOR GTL+



[†] All control inputs are TTL levels

NOTES: A. CL includes probe and jig capacitance.

- B. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , t_f \leq 2.5 ns, t_f \leq 2.5 ns. C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control.
- Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- D. The outputs are measured one at a time with one transition per measurement.





IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1999, Texas Instruments Incorporated