

- Organization . . . 1048576 × 1-Bit
- Processed to MIL-STD-883, Class B
- Single 5-V Supply (10% Tolerance)
- Performance Ranges:

	ACCESS	ACCESS	ACCESS	READ
	TIME	TIME	TIME	OR
	ta(R)	ta(C)	ta(CA)	WRITE
	(tRAC)	(tCAC)	(tAA)	CYCLE
	(MAX)	(MAX)	(MAX)	(MIN)
'4C1024-80	80 ns	20 ns	40 ns	150 ns
'4C1024-10	100 ns	25 ns	45 ns	190 ns
'4C1024-12	120 ns	30 ns	55 ns	220 ns
'4C1024-15	150 ns	40 ns	70 ns	260 ns

- Enhanced Page-Mode Operation for Faster Memory Access
 - Higher Data Bandwidth Than Conventional Page Mode Parts
 - Random Single-Bit Access Within a Row With a Column Address
- One of TI's CMOS Megabit Dynamic Random-Access Memory (DRAM) Family Including SMJ44C256 — 256K × 4 Enhanced Page Mode
- CAS-Before-RAS (CBR) Refresh
- Long Refresh Period
 512-Cycle Refresh in 8 ms (Max)
- 3-State Unlatched Output
- Low Power Dissipation
- All Inputs/Outputs and Clocks Are TTL-Compatible
- Packaging Offered:
 - 20/26-Pin J-Leaded Ceramic Surface Mount Package (HJ Suffix)
 - 18-Pin 300-Mil Ceramic Dual-In-Line Package (JD Suffix)
 - 20-Pin Ceramic Flatpack (HK Suffix)
 - 20/26-Terminal Leadless Ceramic Surface Mount Package (FQ/HL Suffixes)
 - 20-Pin Ceramic Zig-Zag In-Line Package (SV Suffix)
- Operating Temperature Range
 - 55°C to 125°C




HK PACKAGE (TOP VIEW)



FQ/HL PACKAGES (TOP VIEW)

D W RAS TF NC	10 9 8 7 6	11 [12 [13 [14 [15 [V _{SS} Q CAS NC A9
A0	5	16	A8
A1	4	17	A7
A2	3	18	A6
АЗ	2	19	A5
Vcc	1	20 [A4

SV PACKAGE (SIDE VIEW)





Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



PIN NOMENCLATURE									
A0-A9	Address Inputs								
CAS	Column Address Strobe								
D	Data In								
NC	No Internal Connection								
Q	Data Out								
RAS	Row Address Strobe								
TF	Test Function								
Vcc	5-V Supply								
Vss W	Ground								
W	Write Enable								

description

The SMJ4C1024 is a 1048576-bit DRAM organized as 1048576 words of one bit each. It employs technology for high performance, reliability, and low power at a low cost.

This device features maximum RAS access times of 80 ns, 100 ns, 120 ns, and 150 ns. Maximum power dissipation is as low as 305 mW operating and 16.5 mW standby on 150-ns devices.


IDD peaks are typically 140 mA and a -1 V input voltage undershoot can be tolerated, minimizing system noise.

All inputs and outputs, including clocks, are compatible with series 54 TTL. All addresses and data-in lines are latched on-chip to simplify system design. Data out is unlatched to allow greater system flexibility.

The SMJ4C1024 is offered in an 18-pin ceramic dual-in-line package (JD suffix), a 20/26-terminal leadless ceramic carrier package (FQ/HL suffixes), a 20/26-pin J-leaded carrier package (HJ suffix), a 20-pin flatpack (HK suffix), and a 20-pin ceramic zig-zag in-line package (SV suffix). They are characterized for operation from – 55°C to 125°C.




logic symbol†



[†] This symbol is in accordance with ANSI/IEEE Std. 91-1984 and IEC Publication 617-12. The pin numbers shown are for the 18-pin JD package.



functional block diagram



operation

enhanced page mode

Enhanced page-mode operation allows faster memory access by keeping the same row address while selecting random column addresses. The time for row-address setup and hold and for address multiplexing is eliminated. The maximum number of columns that can be accessed is determined by the maximum RAS low time and the CAS page-cycle time used. With minimum CAS page-cycle time, all 1024 columns specified by column addresses A0 through A9 can be accessed without intervening RAS cycles.

Unlike conventional page-mode DRAMs, the column-address buffers in this device are activated on the falling edge of \overline{RAS} . The buffers act as transparent or flow-through latches while \overline{CAS} is high. The falling edge of \overline{CAS} latches the column addresses. This feature lets the SMJ4C1024 operate at a higher data bandwidth than conventional page-mode parts, since data retrieval begins as soon as the column address is valid rather than when \overline{CAS} goes low. This performance improvement is referred to as enhanced page mode. A valid column address can be presented immediately after the row-address hold time has been satisfied, usually well in advance of the falling edge of \overline{CAS} . In this case, data is obtained after $t_{a(C)}$ maximum (access time from \overline{CAS} low) if $t_{a(CA)}$ maximum (access time from column address) has been satisfied. If the column addresses for the next page cycle are valid at the same time \overline{CAS} goes high, access time for the next cycle is determined by the later occurrence of $t_{a(CA)}$ or $t_{a(CP)}$ (access time from rising edge of \overline{CAS}).

address (A0-A9)

Twenty address bits are required to decode one of 1048576 storage cell locations. Ten row-address bits are set up on inputs A0 through A9 and latched onto the chip by \overline{RAS} . The ten column-address bits are set up on pins A0 through A9 and latched onto the chip by \overline{CAS} . All addresses must be stable on or before the falling edges



address (A0-A9) (continued)

of \overline{RAS} and \overline{CAS} . \overline{RAS} is similar to a chip enable in that it activates the sense amplifiers as well as the row decoder. \overline{CAS} is used as a chip select to activate the output buffer as well as to latch the address bits into the column-address buffer.

write enable (W)

The read or write mode is selected through \overline{W} . A logic high on the \overline{W} input selects the read mode and a logic low selects the write mode. The write-enable pin can be driven from standard TTL circuits without a pullup resistor. The data input is disabled when the read mode is selected. When \overline{W} goes low prior to \overline{CAS} (early write), data out remains in the high-impedance state for the entire cycle, permitting common input/output operation.

data in (D)

Data-in is written during a write or a read-modify-write cycle. Depending on the mode of operation, the falling edge of \overline{CAS} or \overline{W} strobes data into the on-chip latch. In an early-write cycle, \overline{W} is brought low prior to \overline{CAS} , and the data is strobed in by \overline{CAS} with setup and hold times referenced to this signal. In a delayed-write or a read-modify-write cycle, \overline{CAS} is already low, and the data is strobed in by \overline{W} with setup and hold times referenced to this signal.

data out (Q)

The 3-state output buffers provide direct TTL compatibility (no pullup resistor required) with a fanout of two series 54 TTL loads. Data out is the same polarity as data in. The output is in the high-impedance (floating) state until \overline{CAS} is brought low. In a read cycle, the output becomes valid after the access time $t_{a(C)}$. The access time from \overline{CAS} low $(t_{a(C)})$ begins with the negative transition of \overline{CAS} as long as $t_{a(R)}$ and $t_{a(CA)}$ are satisfied. The output becomes valid after the access time has elapsed and remains valid while \overline{CAS} is low; when \overline{CAS} goes high, the output returns to a high-impedance state. In a delayed-write or read-modify-write cycle, the output follows the sequence for the read cycle.

refresh

A refresh operation must be performed at least once every 8 ms to retain data. This can be achieved by strobing each of the 512 rows (A0–A8). A normal read or write cycle refreshes all bits in each selected row. A \overline{RAS} -only operation can be used by holding \overline{CAS} at the high (inactive) level, conserving power as the output buffer remains in the high-impedance state. Externally generated addresses must be used for a \overline{RAS} -only refresh. Hidden refresh can be performed while maintaining valid data at the output pin. This is accomplished by holding \overline{CAS} at V_{IL} after a read operation and cycling \overline{RAS} after a specified precharge period, similar to a \overline{RAS} -only refresh cycle.

CAS-before-RAS (CBR) refresh

CBR refresh is used by bringing \overline{CAS} low earlier than \overline{RAS} (see parameter $t_{d(CLRL)R}$) and holding it low after \overline{RAS} falls (parameter $t_{d(RLCH)R}$). For successive CBR refresh cycles, \overline{CAS} can remain low while cycling \overline{RAS} . The external address is ignored and the refresh address is generated internally. The external address is also ignored during the hidden refresh cycles.

power up

To achieve proper device operation, an initial pause of 200 μs followed by a minimum of eight initialization cycles is required after full V_{CC} level is achieved.

test function (TF) pin

During normal device operation, TF must be disconnected or biased at a voltage ≤ V_{CC}.



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Voltage range on any pin (see Note 1)	– 1 V to 7 V
Voltage range on V _{CC}	– 1 V to 7 V
Short-circuit output current, IOS	50 mA
Power dissipation	1 W
Operating free-air temperature range, T _A	– 55°C to 125°C
Storage temperature range, T _{sto}	- 65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: All voltage values are with respect to VSS.

recommended operating conditions

		MIN	NOM	MAX	UNIT
VCC	Supply voltage	4.5	5	5.5	V
٧ıH	High-level input voltage	2.4		6.5	V
V _{IL}	Low-level input voltage (see Note 2)	– 1		0.8	V
TA	Minimum operating free-air temperature	- 55			°C
T _C	Maximum operating case temperature			125	°C

NOTE 2: The algebraic convention, where the more negative (less positive) limit is designated as minimum, is used for logic-voltage levels only.

electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

D _A	RAMETER	TEST	'4C10	24-80	'4C1024-10		'4C1024-12		'4C1024-15		UNIT
FA	RAWEIER	CONDITIONS	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNII
VOH	High-level output voltage	I _{OH} = -5 mA	2.4		2.4		2.4		2.4		V
VOL	Low-level output voltage	I _{OL} = 4.2 mA		0.4		0.4		0.4		0.4	V
lį	Input current (leakage)	$V_{CC} = 5.5 \text{ V}, \qquad V_{I} = 0 \text{ V to } 6.5 \text{ V},$ All other pins = 0 V to V_{CC}		± 10		± 10		± 10		± 10	μА
IO	Output current (leakage)	$\frac{V_{CC}}{CAS}$ = 5.5 V, V_{O} = 0 V to V_{CC} ,		± 10		± 10		± 10		± 10	μА
ICC1	Read- or write-cycle current	V _{CC} = 5.5 V, Minimum cycle		75		70		60		55	mA
I _{CC2}	Standby current	After one memory cycle, RAS and CAS high, VIH = 2.4 V		3		3		3		3	mA
ICC3	Average refresh current (RAS only or CBR)	V _{CC} = 5.5 V, Minimum cycle, RAS cycling, CAS high (RAS only), RAS low after CAS low (CBR)		70		65		55		50	mA
I _{CC4}	Average page current	$\frac{V_{CC}}{RAS} = 5.5 \text{ V}, \qquad \frac{t_{PC}}{CAS} = \text{minimum}, $ $CAS \text{ cycling}$		50		45		35		30	mA

capacitance over recommended ranges of supply voltage and operating free-air temperature, f = 1 MHz (see Note 3)

	PARAMETER		HL/JD/FQ		HJ		〈	sv		UNIT
	FARAINETER	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
C _{i(A)}	Input capacitance, address inputs		6		7		8		9	pF
C _{i(D)}	Input capacitance, data input		5		5		6		7	pF
C _{i(RC)}	Input capacitance, strobe inputs		7		7		8		8	pF
C _{i(W)}	Input capacitance, write-enable input		7		7		7		7	pF
Co	Output capacitance		7		9		10		8	pF

NOTE 3: Capacitance is sampled only at initial design and after any major change. Samples are tested at 0 V and 25°C with a 1-MHz signal applied to the pin under test. All other pins are open.

switching characteristics over recommended ranges of supply voltage and operating free-air temperature (see Figure 1)

	PARAMETER		'4C1024-80		'4C1024-10		'4C1024-12		'4C1024-15		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
ta(C)	Access time from CAS low	t _{CAC}		20		25		30		40	ns
ta(CA)	Access time from column address	t _{AA}		40		45		55		70	ns
ta(R)	Access time from RAS low	^t RAC		80		100		120		150	ns
ta(CP)	Access time from column precharge	^t CPA		40		40		60		75	ns
tdis(CH)	Output disable time after CAS high (see Note 4)	^t OFF		20		25		30		35	ns

NOTE 4: t_{dis(CH)} is specified when the output is no longer driven. The output is disabled by bringing CAS high.



timing requirements over recommended ranges of supply voltage and operating free-air temperature (see Note 5)

		ALT.	'4C1	024-80	'4C1024-10		'4C1	024-12	'4C1024-15		UNIT
		SYMBOL	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	ONT
tc(rd)	Cycle time, read (see Note 6)	tRC	150		190		220		260		ns
t _{c(W)}	Cycle time, write	tWC	150		190		220		260		ns
tc(rdW)	Cycle time, read-write/read-modify-write	tRWC	175		220		265		315		ns
t _C (P)	Cycle time, page-mode read or write (see Note 7)	t _{PC}	50		55		65		80		ns
t _c (PM)	Cycle time, page-mode read-modify-write	tPRWC	75		85		110		135		ns
tw(CH)	Pulse duration, CAS high	tCP	10		10		15		25		ns
tw(CL)	Pulse duration, CAS low (see Note 8)	tCAS	20	10 000	25	10000	30	10000	40	10000	ns
tw(RH)	Pulse duration, RAS high (precharge)	t _{RP}	60		80		90		100		ns
^t w(RL)	Pulse duration, nonpage mode, RAS low (see Note 9)	^t RAS	80	10 000	100	10 000	120	10 000	150	10000	ns
t _{w(RL)P}	Pulse duration, page mode, RAS low (see Note 9)	†RASP	80	100 000	100	100 000	120	100 000	150	100 000	ns
tw(WL)	Pulse duration, write	tWP	15		15		20		25		ns
t _{su(CA)}	Setup time, column address before CAS low	t _{ASC}	0		3		3		3		ns
t _{su(RA)}	Setup time, row address before RAS low	^t ASR	0		0		0		0		ns
t _{su(D)}	Setup time, data (see Note 10)	t _{DS}	0		0		0		0		ns
^t su(rd)	Setup time, read before CAS low	t _{RCS}	0		0		0		0		ns
tsu(WCL)	Setup time, W low before CAS low (see Note 11)	twcs	0		0		0		0		ns
t _{su(WCH)}	Setup time, \overline{W} low before \overline{CAS} high	tCWL	20		25		30		40		ns
^t su(WRH)	Setup time, W low before RAS high	t _{RWL}	20		25		30		40		ns
^t h(CA)	Hold time, column address after CAS low	^t CAH	15		20		20		25		ns
^t h(RA)	Hold time, row address after RAS low	^t RAH	12		15		15		20		ns

NOTES: 5. Timing measurements in this table are referenced to V_{IL} max and V_{IH} min.

- 6. All cycle times assume $t_t = 5$ ns.
- 7. To assure $t_{C(P)}$ min, $t_{Su(CA)}$ should be $\geq t_{W(CH)}$. 8. In a read-modify-write cycle, $t_{d(CLWL)}$ and $t_{Su(WCH)}$ must be observed.
- 9. In a read-modify-write cycle, $t_d(RL\underline{W}L)$ and $t_{SU(WRH)}$ must be observed.
- 10. Referenced to the later of CAS or W in write operations
- 11. Early write operation only



timing requirements over recommended ranges of supply voltage and operating free-air temperature (see Note 5) (continued)

		ALT.	'4C10	24-80	'4C10	24-10	'4C10	24-12	'4C102	24-15	UNIT
		SYMBOL	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNII
^t h(RLCA)	Hold time, column address after RAS low (see Note 12)	^t AR	60		70		80		100		ns
^t h(D)	Hold time, data (see Note 10)	^t DH	15		20		25		30		ns
^t h(RLD)	Hold time, data after RAS low (see Note 12)	^t DHR	60		70		85		110		ns
^t h(CHrd)	Hold time, read after CAS high (see Note 13)	^t RCH	0		0		0		0		ns
^t h(RHrd)	Hold time, read after RAS high (see Note 13)	^t RRH	10		10		10		10		ns
^t h(CLW)	Hold time, write after CAS low (see Note 11)	tWCH	15		20		25		30		ns
^t h(RLW)	Hold time, write after RAS low (see Note 12)	^t WCR	60		70		85		100		ns
^t d(RLCH)	Delay time, RAS low to CAS high	^t CSH	80		100		120		150		ns
^t d(CHRL)	Delay time, CAS high to RAS low	tCRP	0		0		0		0		ns
td(CLRH)	Delay time, CAS low to RAS high	^t RSH	20		25		30		40		ns
^t d(CLWL)	Delay time, $\overline{\text{CAS}}$ low to $\overline{\text{W}}$ low (see Note 14)	tCWD	20		25		40		50		ns
^t d(RLCL)	Delay time, RAS low to CAS low (see Note 15)	t _{RCD}	22	60	28	75	28	90	33	110	ns
^t d(RLCA)	Delay time, RAS low to column address (see Note 15)	^t RAD	17	40	20	55	20	65	25	80	ns
^t d(CARH)	Delay time, column address to RAS high	^t RAL	40		45		55		70		ns
^t d(CACH)	Delay time, column address to CAS high	^t CAL	40		45		55		70		ns
^t d(RLWL)	Delay time, \overline{RAS} low to \overline{W} low (see Note 14)	^t RWD	80		100		130		160		ns
^t d(CAWL)	Delay time, column address to \overline{W} low (see Note 14)	^t AWD	40		45		65		80		ns
^t d(RLCH)R	Delay time, RAS low to CAS high (see Note 16)	^t CHR	20		25		25		30		ns
^t d(CLRL)R	Delay time, CAS low to RAS low (see Note 16)	^t CSR	10		10		10		15		ns
td(RHCL)R	Delay time, RAS high to CAS low	tRPC	0		0		0		0		ns
t _{rf}	Refresh time interval	t _{REF}		8		8		8		8	ms

NOTES: 5. Timing measurements in this table are referenced to V_{IL} max and V_{IH} min.


10. Referenced to the later of $\overline{\text{CAS}}$ or $\overline{\text{W}}$ in write operations.

11. Early-write operation only

- 12. The minimum value is measured when $t_{d(RLCL)}$ is set $t_{d(RLCL)}$ min as a reference.
- 13. Either th(RHrd) or th(CHrd) must be satisfied for a read cycle.
- 14. Read-modify-write operation only
- 15. Maximum value specified only to assure access time.
- 16. CBR refresh only
- 17. Transition times (rise and fall) for RAS and CAS are to be minimum of 3 ns and a maximum of 50 ns.



PARAMETER MEASUREMENT INFORMATION



(a) LOAD CIRCUIT


(b) ALTERNATE LOAD CIRCUIT

NOTE A: C_L includes probe and fixture capacitance.

Figure 1. Load Circuits for Timing Parameters



PARAMETER MEASUREMENT INFORMATION



NOTE A: Output can go from the high-impedance state to an invalid-data state prior to the specified access time.

Figure 2. Read-Cycle Timing



PARAMETER MEASUREMENT INFORMATION tc(W) tw(RL) RAS td(CLRH) tw(RH) td(RLCL) tw(CL) td(CHRL) td(RLCH) CAS tsu(RA) tw(CH) td(CACH) td(CARH) th(RA) tsu(CA) th(RLCA) -A0-A9 Row Column Don't Care th(CA) td(RLCA) tsu(WCH) tsu(WRH) th(RLW) th(CLW) tsu(WCL) Don't Care Don't Care tw(WL) tsu(D) -- th(D) th(RLD) Valid Data Don't Care - Hi-Z -

Figure 3. Early-Write-Cycle Timing

PARAMETER MEASUREMENT INFORMATION tc(W) tw(RL) RAS td(CLRH) tw(RH) td(RLCL) td(CHRL) td(RLCH) tw(CL) CAS tsu(CA) tw(CH) th(RA) + td(CARH) tsu(RA) td(CACH) th(RLCA) Oon't Care Row Column A0-A9 th(CA) td(RLCA) tsu(WCH) tsu(WRH) Don't Care Don't Care th(RLW) tw(WL) th(D) t_{su(D)} th(RLD) Don't Care Valid Data Don't Care tdis(CH)

Figure 4. Write-Cycle Timing

Not Valid

PARAMETER MEASUREMENT INFORMATION tc(rdW) tw(RL) RAS tw(CL) td(CHRL) td(RLCL) CAS td(RLCA) th(RA) tw(CH) tsu(CA) tsu(RA) th(RLCA) A0-A9 Don't Care Column td(CAWL) tsu(WCH) tsu(WRH) tw(WL) tsu(rd) − th(CA) W Don't Care Don't Care td(RLWL) tsu(D) Don't Care Don't Care Valid In ⁻ th(D) tdis(CH) dis(CH) See Note A Hi-Z **Valid Out** Q ta(C)

NOTE A: Output can go from the high-impedance state to an invalid-data state prior to the specified access time.


ta(R)

ta(CA)

Figure 5. Read-Write-/Read-Modify-Write-Cycle Timing



PARAMETER MEASUREMENT INFORMATION




NOTES: A. Output can go from the high-impedance state to an invalid-data state prior to the specified access time.

- B. A write cycle or a read-modify cycle can be mixed with the read cycles as long as the write and read-modify-write timing specifications are not violated.
- C. Access time is $t_{a(CP)}$ or $t_{a(CA)}$ dependent.

Figure 6. Enhanced-Page-Mode Read-Cycle Timing

PARAMETER MEASUREMENT INFORMATION




NOTES: A. A read cycle or a read-modify-write cycle can be intermixed with write cycles as long as read and read-modify-write timing specifications are not violated.

B. Referenced to CAS or W, whichever occurs last.

Figure 7. Enhanced-Page-Mode Write-Cycle Timing



PARAMETER MEASUREMENT INFORMATION



NOTES: A. Output can go from high-impedance state to an invalid-data state prior to the specified access time.

B. A read or a write cycle can be intermixed with read-modify-write cycles as long as the read and write timing specifications are not violated.

Figure 8. Enhanced-Page-Mode Read-Modify-Write-Cycle Timing



PARAMETER MEASUREMENT INFORMATION tc(rd)




Figure 9. RAS-Only Refresh-Cycle Timing

- Hi-Z -

PARAMETER MEASUREMENT INFORMATION




Figure 10. Hidden-Refresh-Cycle Timing

PARAMETER MEASUREMENT INFORMATION





Figure 11. Automatic-CBR-Refresh-Cycle Timing

MECHANICAL DATA

HJ (R-CDCC-J20)

J-LEADED CERAMIC CHIP CARRIER




- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a metal lid.
- D. The terminals will be gold plated.

MECHANICAL DATA

HK (R-CDFP-F20)

CERAMIC DUAL FLATPACK




- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a metal lid.
- D. The terminals are gold plated.



MECHANICAL DATA

FQ (R-CDCC-N20)

LEADLESS CERAMIC CHIP CARRIER




- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a metal lid.
- D. The terminals are gold plated.



MECHANICAL DATA

HL (R-CDCC-N20/26)

LEADLESS CERAMIC CHIP CARRIER



- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a metal lid.
- D. The terminals are gold plated.




MECHANICAL DATA

SV (R-CZIP-T**)

CERAMIC ZIG-ZAG PACKAGE

20 PIN SHOWN



NOTES: A. All linear dimensions are in inches (millimeters).


B. This drawing is subject to change without notice.

MECHANICAL DATA

JD (R-CDIP-T**)

CERAMIC SIDE-BRAZE DUAL-IN-LINE PACKAGE

20 PIN SHOWN



- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a metal lid.
- D. The terminals are gold plated.

IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated