SMLS020B - NOVEMBER 1990 - REVISED JUNE 1995

- Organization . . . 256K × 8
- Single 5-V Power Supply
- Operationally Compatible With Existing **Megabit EPROMs**
- Industry Standard 32-Pin Dual-In-line Package and 32-Lead Plastic Leaded Chip Carrier
- All inputs/Outputs Fully TTL Compatible
- ±10% V_{CC} Tolerance
- Max Access/Min Cycle Time V_{CC} ± 10%

'27C/PC020-12	120 ns
'27C/PC020-15	150 ns
'27C/PC020-20	200 ns
'27C/PC020-25	250 ns


- @ 8-Bit Output For Use in Microprocessor-Based Systems
- Very High-Speed SNAP! Pulse **Programming**
- Power Saving CMOS Technology
- 3-State Output Buffers
- 400 mV Minimum DC Noise Immunity With Standard TTL Loads
- Latchup Immunity of 250 mA on All Input and Output Pins
- No Pullup Resistors Required
- Low Power Dissipation (V_{CC} = 5.5 V)
 - Active . . . 165 mW Worst Case
 - Standby . . . 0.55 mW Worst Case (CMOS-Input Levels)
- PEP4 Version Available With 168-Hour Burn-In, and Choices of Operating Temperature Ranges


description

The TMS27C020 series are 2097152-bit, ultraviolet-light erasable, electrically programmable read-only memories.

The TMS27PC020 series are one-time electrically programmable read-only memories.

These devices are fabricated using power-saving CMOS technology for high speed and simple interface with MOS and bipolar circuits. All inputs (including program data inputs) can be driven by Series 74 TTL circuits without the use of external pullup resistors. Each output can drive one Series 74 TTL circuit without external resistors.





_								
PIN	PIN NOMENCLATURE							
A0-A17	Address Inputs							
DQ0-DQ7	Inputs (programming)/Outputs							
Ē	Chip Enable							
G	Output Enable							
GND	Ground							
PGM	Program							
Vcc	5-V Power Supply							
VCC VPP	13-V Power Supply [‡]							

† The ADVANCE INFORMATION notice applies to this package.

‡ Only in program mode.

PRODUCTION DATA Information is current as of publication dets.

Products conform to specifications per the terms of Texas instruments standard warranty. Production processing does not necessarily include



Copyright © 1995, Texas Instruments Incorporated

SMLS020B - NOVEMBER 1990 - REVISED JUNE 1995

description (continued)

The TMS27C020 EPROM is offered in a dual-in-line ceramic package (J suffix) designed for insertion in mounting hole rows on 15,2-mm (600-mil) centers. The TMS27C020 is also offered with two choices of temperature ranges of 0° to 70°C (JL suffix) and – 40°C to 85°C (JE suffix). The TMS27C020 is also offered with 168-hour burn-in on both temperature ranges (JL4 and JE4 suffixes). (See table below.)

The TMS27PC020 is offered in a 32-lead plastic leaded chip carrier using 1,25 mm (50 mil) lead spacing (FM suffix). The TMS27PC020 is offered with a temperature range of 0°C to 70°C.

EPROM		ATING TEMPERATURE OUT PEP4 BURN-IN	SUFFIX FOR PEP4 168 HR. BURN- VS. TEMPERATURE RANGES		
	0°C to 70°C	- 40°C to 85°C	0°C to 70°C	- 40°C to 85°C	
TMS27C020-XXX	JL	JE	JL4	JE4	
TMS27PC020-XXX	FML			 	

These EPROMs operate from a single 5-V supply (in the read mode), they are ideal for use in microprocessor-based systems. One other (13 V) supply is needed for programming. All programming signals are TTL level. For programming outside the system, existing EPROM programmers can be used.

operation

The seven modes of operation for the TMS27C020 and TMS27PC020 are listed in the following table. The read mode requires a single 5-V supply. All inputs are TTL level except for V_{PP} during programming (13 V), and V_H (12 V) on A9 for the signature mode.

		MODE†									
FUNCTION	READ	OUTPUT DISABLE	STANDBY	PROGRAMMING	VERIFY	PROGRAM INHIBIT	SIGNATU	JRE MODE			
Ε	V _{IL}	V _{IL}	VIH	VIL	V _{IL}	V _{IH}	· · · · ·	/IL			
₫.	V _{IL}	VIH	×	VIH	V _{IL}	X		/IL			
PGM	Х	×	Х	V _{IL}	V _{IH}	X		X			
Vpp	Vcc	Vcc	Vcc	Vpp	Vpp	V _{PP}		cc			
Vcc	Vcc	Vcc	Vcc	Vcc	Vcc	Vcc		CC			
A9	Х	Х	Х	X	X	X	V _H ‡	V _H ‡			
A0	Х	Х	Х	Х	×	×	ViL	VIH			
								DE			
DQ0-DQ7	Data Out	Hi-Z	Hi-Z	Data In	Data Out	Hi-Z	MFG	DEVICE			
Con bo Viv. o							97	32			

[†]X can be V_{IL} or V_{IH} ‡V_H = 12 V ± 0.5 V

read/output disable

When the outputs of two or more TMS27C020s or TMS27PC020s are connected in parallel on the same bus, the output of any particular device in the circuit can be read with no interference from competing outputs of the other devices. To read the output of a single device, a low level signal is applied to the \overline{E} and \overline{G} pins. All other devices in the circuit should have their outputs disabled by applying a high level signal to one of these pins.

latchup immunity

Latchup immunity on the TMS27C020 and TMS72PC020 is a minimum of 250 mA on all inputs and outputs. This feature provides latchup immunity beyond any potential transients at the P.C. board level when the EPROM is interfaced to industry standard TTL or MOS logic devices. The input/output layout approach controls latchup without compromising performance or packing density.



SMLS020B - NOVEMBER 1990 - REVISED JUNE 1995

power down

Active I_{CC} supply current can be reduced from 30 mA to 500 μ A by applying a high TTL input on \overline{E} and to 100 μ A by applying a high CMOS input on \overline{E} . In this mode all outputs are in the high-impedance state.

erasure

Before programming, the TMS27C020 is erased by exposing the chip through the transparent lid to a high intensity ultraviolet light (wavelength 2537 Å). The recommended minimum exposure dose (UV intensity × exposure time) is 15-W·s/cm². A typical 12-mW/cm², filterless UV lamp erases the device in 21 minutes. The lamp should be located about 2.5 cm above the chip during erasure. After erasure, all bits are in the high state. It should be noted that normal ambient light contains the correct wavelength for erasure. Therefore, when using the TMS27C020, the window should be covered with an opaque label. After erasure (all bits in logic high state), logic lows are programmed into the desired locations. A programmed low can be erased only by ultraviolet light.

SNAP! Puise programming

The TMS27C020 and TMS27PC020 are programmed using the TI SNAP! Pulse programming algorithm, illustrated by the flowchart in Figure 1, which programs in a nominal time of twenty-six seconds. Actual programming time varies as a function of the programmer used.

The SNAP! Pulse programming algorithm uses an initial pulse of 100 microseconds (μ s) followed by a byte verification to determine when the addressed byte has been successfully programmed. Up to 10 (ten) 100- μ s pulses per byte are provided before a failure is recognized.

The programming mode is achieved when V_{PP} = 13 V, V_{CC} = 6.5 V, \overline{E} = V_{IL} , \overline{G} = V_{IH} . Data is presented in parallel (eight bits) on pins DQ0 through DQ7. Once addresses and data are stable, \overline{PGM} is pulsed low.

More than one device can be programmed when the devices are connected in parallel. Locations can be programmed in any order. When the SNAPI Pulse programming routine is complete, all bits are verified with $V_{CC} = V_{PP} = 5 \text{ V} \pm 10\%$.

program inhibit

Programming can be inhibited by maintaining a high level input on the E or PGM pins.

program verify

Programmed bits can be verified with $V_{PP} = 13 \text{ V}$ when $\overline{G} = V_{IL}$, $\overline{E} = V_{IL}$, and $\overline{PGM} = V_{IH}$.

signature mode

The signature mode provides access to a binary code identifying the manufacturer and type. This mode is activated when A9 (pin 26) is forced to 12 V. Two identifier bytes are accessed by toggling A0. All addresses must be held low. The signature code for the TMS27C020 is 9732. A0 low selects the manufacturer's code 97 (Hex), and A0 high selects the device code 32 (Hex), as shown by the signature mode table below.

				· · · · · · · · · · · · · · · · · · ·	PI	NS				
IDENTIFIERT	AO	DQ7	DQ6	DQ5	DQ4	DQ3	DQ2	DQ1	DQ0	HEX
MANUFACTURER CODE	VIL	1	0	0	1	0	1	1	1	97
DEVICE CODE	VIH	0	0	1	1	0	0	1	0	32

TE = G = VIL, A1-A8 = VIL, A9 = VH, A10-A17 = VIL, VPP = VCC.



READ-ONLY MEMORY SMLS020B - NOVEMBER 1990 - REVISED JUNE 1995





Figure 1. SNAP! Pulse Programming Flowchart

SMLS020B -- NOVEMBER 1990 -- REVISED JUNE 1995

logic symbol†



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers are for the J package.

[‡] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: All voltage values are with respect to GND.

TMS27C020 2097152-BIT UV ERASABLE PROGRAMMABLE TMS27PC020 2097152-BIT PROGRAMMABLE READ-ONLY MEMORY SMLS020B - NOVEMBER 1990 - REVISED JUNE 1995

recommended operating conditions

				MiN	TYP	MAX	UNIT
Vcc	Supply voltage	Read mode (s	ee Note 2)	4.5	5	5.5	V
		SNAP! Puise ;	6.25	6.5	6.75		
Vpp	VPP Supply voltage	Read mode			Vcc	V _{CC} +0.6	٧
		programming algorithm	12.75	13	13.25	V	
VIH	High-level dc input voltage		ΠL	2		V _{CC} +0.5	
.,,			CMOS	V _{CC} -0.2		V _{CC} +0.5	V
VIL	Low-level dc input voltage		ΠL	-0.5		0.8	
			CMOS	-0.5		GND+0.2	V
T _A	Operating free-air temperature		'27C020JL, JL4	0		70	°C
TA	Operating free-air temperature		'27C020JE, JE4	- 40		85	°C

NOTE 2: VCC must be applied before or at the same time as Vpp and removed after or at the same time as Vpp. The device must not be inserted into or removed from the board when Vpp or VCC is applied.

electrical characteristics over full ranges of operating conditions

	PARAMETER		TEST CONDITIONS	MIN	MAX	UNIT
Vон	High-level dc output voltage		IOH = -20 μA	V _{CC} - 0.2		
011			I _{OH} = -2 mA	2.4		٧
VOL	Low-level dc output voltage		I _{OL} = 2.1 mA		0.4	
			I _{OL} = 20 μA		0.1	V
l _l	Input current (leakage)		V _I ≈ 0 V to 5.5 V	<u> </u>	±1	μА
Ю	Output current (leakage)		V _O = 0 V to V _{CC}		±1	μА
IPP1	Vpp supply current		Vpp = V _{CC} = 5.5 V		10	μΑ
lpp2	Vpp supply current (during program	n puise)	Vpp = 13 V		50	mA
lCC1	VCC supply current (standby)	TTL-input level	V _{CC} = 5.5 V, E = V _{IH}		500	
-001		CMOS-input level	V _{CC} = 5.5 V, \overline{E} = V _{CC} ± 0.2 V		100	μΑ
ICC2	V _{CC} supply current (active)		V _{CC} = 5.5 V, \overline{E} = V _{IL} t _{cycle} = minimum cycle time, outputs open†		30	mA

[†] Minimum cycle time = maximum access time.

capacitance over recommended ranges of supply voltage and operating free-air temperature, $f=1~\mathrm{MHz}^{\ddagger}$

	PARAMETER	TEST CONDITIONS	MIN	TYPS	MAX	UNIT
CI	Input capacitance	V _f = 0 V, f = 1 MHz		4	8	pF
CO	Output capacitance	V _O = 0 V, f = 1 MHz		6	10	pF

Capacitance measurements are made on sample basis only.

[§] All typical values are at T_A = 25°C and nominal voltages.

SMLS020B - NOVEMBER 1990 - REVISED JUNE 1995

switching characteristics over full ranges of recommended operating conditions (see Notes 3 and 4)

	PARAMETER	TEST '27C020-12 '27PC020-12			'27C020-15 '27PC020-15		27C020-20 27PC020-20		'27C020-25 '27PC020-25		UNIT
1 Car includes 1 mil 2		CONDITIONS		MAX	MIN	MAX	MIN	MAX	MIN	MAX	
ta(A)	Access time from address			120		150		200		250	ns
ta(E)	Access time from chip enable	_		120		150		200		250	ns
ten(G)	Output enable time from G	CL = 100 pF, 1 Series 74		55		75		75		100	ns
^t dis	Output disable time from \overline{G} or \overline{E} , whichever occurs first †	TTL load, Input t _r ≤ 20 ns,	0	50	0	60	0	60	0	80	ns
t _V (A)	Output data valid time after change of address, E, or G, whichever occurs first †	Input t _f ≤ 20 ns	0		0		0		0		ns

† Value calculated from 0.5-V delta to measured output level. This parameter is sampled and not 100% tested.

NOTES: 3. For all switching characteristics the input pulse levels are 0.4 V to 2.4 V. Timing measurements are made at 2 V for logic high and 0.8 V for logic low. (reference AC Testing Wave Form)

4. Common test conditions apply for tdis except during programming.

switching characteristics for programming: V_{CC} = 6.5 V and V_{PP} = 13 V (SNAP! Pulse), T_A = 25°C (see Note 3)

	PARAMETER	MIN	MAX	UNIT
tdis(G)	Output disable time from G	0	100	ns
ten(G)	Output enable time from $\overline{\mathbf{G}}$		150	กร

recommended timing requirements for programming: V_{CC} = 6.5 V and V_{PP} = 13 V (SNAP! Pulse), T_{Δ} = 25°C, (see Note 3)


			MIN	TYP	MAX	UNIT
tw(PGM)	Pulse duration, program	SNAP! Pulse programming algorithm	95	100	105	μs
t _{su(A)}	Setup time, address		2			μs
tsu(E)	Setup time, E		2			μs
t _{su(G)}	Setup time, G		2			μs
t _{su(D)}	Setup time, data		2			μs
t _{su(VPP)}	Setup time, Vpp		2			μ\$
tsu(VCC)	Setup time, V _{CC}		2			μs
^t h(A)	Hold time, address		0			μS
th(D)	Hold time, data		2			μ\$

NOTE 3: For all switching characteristics the input pulse levels are 0.4 V to 2.4 V. Timing measurements are made at 2 V for logic high and 0.8 V for logic low. (reference AC Testing Wave Form)



READ-ONLY MEMORY SMLS020B - NOVEMBER 1990 - REVISED JUNE 1995


PARAMETER MEASUREMENT INFORMATION



NOTE A: CL includes probe and fixture capacitance.

Figure 2. AC Testing Output Load Circuit

AC testing input/output wave forms



AC testing inputs are driven at 2.4 V for logic high and 0.4 V for logic low. Timing measurements are made at 2 V for logic high and 0.8 V for logic low for both inputs and outputs.





Figure 3. Read-Cycle Timing

SMLS020B - NOVEMBER 1990 - REVISED JUNE 1995

PARAMETER MEASUREMENT INFORMATION



 $^{^\}dagger$ tdis(G) and ten(G) are characteristics of the device but must be accommodated by the programmer. ‡ 13-V Vpp and 6.5-V V_{CC} for SNAPI Pulse programming.

Figure 4. Program-Cycle Timing (SNAP! Pulse Programming)