SCHS051C - REVISED FEBRUARY 2003

- 15-V Digital or ±7.5-V Peak-to-Peak Switching
- 125-Ω Typical On-State Resistance for 15-V Operation
- Switch On-State Resistance Matched to Within 5 Ω Over 15-V Signal-Input Range
- On-State Resistance Flat Over Full Peak-to-Peak Signal Range
- High On/Off Output-Voltage Ratio: 80 dB Typical at f_{is} = 10 kHz, R_L = 1 kΩ
- High Degree of Linearity: <0.5% Distortion Typical at f_{is} = 1 kHz, V_{is} = 5 V p-p, $V_{DD} - V_{SS} \ge 10$ V, R_L = 10 k Ω
- Extremely Low Off-State Switch Leakage, Resulting in Very Low Offset Current and High Effective Off-State Resistance: 10 pA Typical at V_{DD} – V_{SS} = 10 V, T_A = 25°C
- Extremely High Control Input Impedance (Control Circuit Isolated From Signal Circuit): 10¹² Ω Typical
- Low Crosstalk Between Switches: -50 dB Typical at f_{is} = 8 MHz, R_L = 1 kΩ

- Matched Control-Input to Signal-Output Capacitance: Reduces Output Signal Transients
- Frequency Response, Switch On = 40 MHz Typical
- 100% Tested for Quiescent Current at 20 V
- 5-V, 10-V, and 15-V Parametric Ratings
- Meets All Requirements of JEDEC Tentative Standard No. 13B, Standard Specifications for Description of B-Series CMOS Devices
- Applications:
 - Analog Signal Switching/Multiplexing: Signal Gating, Modulator, Squelch Control, Demodulator, Chopper, Commutating Switch
 - Digital Signal Switching/Multiplexing
 - Transmission-Gate Logic Implementation
 - Analog-to-Digital and Digital-to-Analog Conversion
 - Digital Control of Frequency, Impedance, Phase, and Analog-Signal Gain

E, F, M, NS, OR PW PACKAGE (TOP VIEW)									
SIG A IN/OUT [1 SIG A OUT/IN [2 SIG B OUT/IN [3 SIG B IN/OUT [4 CONTROL B [5 CONTROL C [6 V _{SS} [7	12 11 10	V _{DD} CONTROL A CONTROL D SIG D IN/OUT SIG D OUT/IN SIG C OUT/IN SIG C IN/OUT							

description/ordering information

ORDERING INFORMATION

ТА	PACK	AGE [†]	ORDERABLE PART NUMBER	TOP-SIDE MARKING
	CDIP – F	Tube	CD4066BF3A	CD4066BF3A
	PDIP – E	Tube	CD4066BE	CD4066BE
–55°C to 125°C	SOIC – M	Tube	CD4066BM	CD4066BM
		Tape and reel	CD4066BM96	CD4066BIVI
	SOP – NS	Tape and reel	CD4066BNSR	CD4066B
	TSSOP – PW	Tube	CD4066BPW	CM066B
	10001 - FW	Tape and reel	CD4066BPWR	CINICOOD

[†] Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



Copyright © 2003, Texas Instruments Incorporated


SCHS051C - REVISED FEBRUARY 2003

description/ordering information (continued)

CD4066B is a quad bilateral switch intended for the transmission or multiplexing of analog or digital signals. It is pin-for-pin compatible with the CD4016B, but exhibits a much lower on-state resistance. In addition, the on-state resistance is relatively constant over the full input-signal range.

The CD4066B consists of four bilateral switches, each with independent controls. Both the p and the n devices in a given switch are biased on or off simultaneously by the control signal. As shown in Figure 1, the well of the n-channel device on each switch is tied to either the input, when the switch is on, or to V_{SS} when the switch is off. This configuration eliminates the variation of the switch-transistor threshold voltage with input signal and, thus, keeps the on-state resistance low over the full operating-signal range.

The advantages over single-channel switches include peak input-signal voltage swings equal to the full supply voltage and more constant on-state impedance over the input-signal range. However, for sample-and-hold applications, the CD4016B is recommended.



[†] All control inputs are protected by CMOS protection network.

- NOTES: A. All p substrates are connected to V_{DD}.
 - B. Normal operation control-line biasing: Switch on (logic 1), $V_C = V_{DD}$; Switch off (logic 0), $V_C = V_{SS}$
 - C. Signal-level range: VSS \leq V_{IS} \leq V_{DD}

92CS - 29113

Figure 1. Schematic Diagram of One-of-Four Identical Switches and Associated Control Circuitry



SCHS051C - REVISED FEBRUARY 2003

absolute maximum ratings over operating free-air temperature (unless otherwise noted)[†]

	d to V _{SS} terminal)
Package thermal impedance, θ_{JA} (see Note 1): E p	ackage 80°C/W
Мр	ackage 86°C/W
NS	package
PW	package 113°C/W
Lead temperature (during soldering):	
At distance 1/16 \pm 1/32 inch (1,59 \pm 0,79 mm) fr	om case for 10 s max 265°C
Storage temperature range, T _{stg}	–65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The package thermal impedance is calculated in accordance with JESD 51-7.

recommended operating conditions

		MIN	MAX	UNIT
V _{DD}	Supply voltage	3	18	V
Т _А	Operating free-air temperature	-55	125	°C



SCHS051C - REVISED FEBRUARY 2003

electrical characteristics

				LIN	NITS AT II	NDICATE	D TEMPE	RATURE	S		
	PARAMETER	TEST CONDITIONS	VIN	V _{DD}				125°C	25°C		UNIT
			(V)	(V)	–55°C	–40°C	85°C	125°C	TYP	MAX	
			0, 5	5	0.25	0.25	7.5	7.5	0.01	0.25	
1	Quiescent device		0, 10	10	0.5	0.5	15	15	0.01	0.5	μΑ
^I DD	current		0, 15	15	1	1	30	30	0.01	1	
			0, 20	20	5	5	150	150	0.02	5	
Signal	Inputs (V _{is}) and Outpu	ut (V _{os})			-	_		-	_		
r		$V_{C} = V_{DD}$		5	800	850	1200	1300	470	1050	
	On-state resistance	$R_L = 10 k\Omega$ returned to $V_{DD} - V_{SS}$		10	310	330	500	550	180	400	Ω
ron	(max)	2		-							
		$V_{is} = V_{SS}$ to V_{DD}		15	200	210	300	320	125	240	
	On-state resistance			5					15		
Δr_{on}	difference between	$R_L = 10 \text{ k}\Omega, \text{ V}_C = \text{V}_{DD}$		10					10		Ω
	any two switches			15					5		
THD	Total harmonic distortion	$\label{eq:VC} \begin{array}{l} V_C = V_{DD} = 5 \ V, \ V_{SS} = -5 \ V, \\ V_{is(p-p)} = 5 \ V \\ (sine \ wave \ centered \ on \ 0 \ V), \\ R_L = 10 \ k\Omega, \\ f_{iS} = 1\text{-}k\text{Hz} \ sine \ wave \end{array}$							0.4		%
	–3-dB cutoff frequency (switch on)	$V_{C} = V_{DD} = 5 V$, $V_{SS} = -5 V$, $V_{is(p-p)} = 5$ (sine wave centered on 0 V), $R_{L} = 1 k\Omega$) = 5 V					40		MHz
	–50-dB feed-through frequency (switch off)	$V_{C} = V_{SS} = -5 \text{ V}, V_{is(p-p)} = 5 \text{ V}$ (sine wave centered on 0 V), $R_{L} = 1 \text{ k}\Omega$						1		MHz	
l _{is}	Input/output leakage current (switch off) (max)	$\label{eq:VC} \begin{array}{l} V_C = 0 \ V, \ V_{iS} = 18 \ V, \ V_{OS} = \\ and \\ V_C = 0 \ V, \ V_{iS} = 0 \ V, \ V_{OS} = 1 \end{array}$		18	±0.1	±0.1	±1	±1	±10 ⁻⁵	±0.1	μΑ
	–50-dB crosstalk frequency	$ \begin{array}{l} V_{C}(A) = V_{DD} = 5 \ V, \\ V_{C}(B) = V_{SS} = -5 \ V, \\ V_{iS}(A) = 5 \ V_{p\text{-}p}, \ 50\text{-}\Omega \ \text{source} \\ R_{L} = 1 \ k\Omega \end{array} $	œ,						8		MHz
	Propagation delay	$R_L = 200 k\Omega$, $V_C = V_{DD}$, $V_{SS} = GND$, $C_L = 50 pF$,							20	40	
^t pd	(signal input to signal	V _{is} = 10 V		10					10	20	ns
	output)	(square wave centered on 5 V), t _r , t _f = 20 ns		15					7	15	
Cis	Input capacitance								8		
C _{os}	Output	$V_{DD} = 5 V$							8		pF
Cios	Feed through	$V_{C} = V_{SS} = -5 V$							0.5		



SCHS051C - REVISED FEBRUARY 2003

electrical characteristics (continued)

		LIMITS AT INDICATED TEMPERATURES							s	
	CHARACTERISTIC	TEST CONDITIONS	V _{DD}		1000		125°C	25°C		UNIT
			(V)	–55°C	–40°C	85°C	125°C	TYP	TYP MAX	
Contro	ol (VC)									
VILC		l _{is} < 10 μΑ,	5	1	1	1	1		1	
	Control input, low voltage (max)	$V_{is} = V_{SS}$, $V_{OS} = V_{DD}$, and	10	2	2	2	2		2	V
		V _{is} = V _{DD} , V _{OS} = V _{SS}	15	2	2	2	2		2	
	Oraclasticanat		5			3.5 (I	MIN)			
VIHC	Control input, high voltage	See Figure 6	10	7 (MIN)						V
	night voltage		15		11 (MIN)					
I _{IN}	Input current (MAX)	$V_{is} \le V_{DD}, V_{DD} - V_{SS} = 18 \text{ V},$ $V_{CC} \le V_{DD} - V_{SS}$	18	±0.1	±0.1	±1	±1	±10 ⁻⁵	±0.1	μA
	Crosstalk (control input to signal output)	V_{C} = 10 V (square wave), t _f , t _f = 20 ns, R _L = 10 k Ω	10					50		mV
			5					35	70	
	Turn-on and turn-off propagation delay	$V_{IN} = V_{DD}$, t_r , $t_f = 20$ ns, $C_I = 50$ pF, $R_I = 1 k\Omega$	10					20	40	ns
	propagation delay	$O_{L} = 30 \text{ pr}, \text{ N}_{L} = 1 \text{ N}_{22}$	15					15	30	1
		$V_{is} = V_{DD}$, $V_{SS} = GND$, R _L = 1 k Ω to GND, C _L = 50 pF,	5					6		
	Maximum control input repetition rate	$V_{C} = 10$ V (square wave centered on 5 V), t_{r} , $t_{f} = 20$ ns, $V_{OS} = 1/2$ V_{OS} at 1 kHz	10					9		MHz
			15					9.5		
CI	Input capacitance							5	7.5	pF


switching characteristics

		SWITCH							
V _{DD} (V)	V _{is} I _{is} (mA)						OUTPUT, V _{OS} (V)		
	(V)	–55°C	–40°C	25°C	85°C	125°C	MIN	MAX	
5	0	0.64	0.61	0.51	0.42	0.36		0.4	
5	5	-0.64	-0.61	-0.51	-0.42	-0.36	4.6		
10	0	1.6	1.5	1.3	1.1	0.9		0.5	
10	10	-1.6	-1.5	-1.3	-1.1	-0.9	9.5		
15	0	4.2	4	3.4	2.8	2.4		1.5	
15	15	-4.2	-4	-3.4	-2.8	-2.4	13.5		



SCHS051C - REVISED FEBRUARY 2003


TYPICAL CHARACTERISTICS






SCHS051C - REVISED FEBRUARY 2003

TYPICAL CHARACTERISTICS




92CS - 30966





92CS - 22716


Figure 7. Channel On-State Resistance Measurement Circuit






SCHS051C - REVISED FEBRUARY 2003


TYPICAL CHARACTERISTICS



Measured on Boonton capacitance bridge, model 75a (1 MHz); test-fixture capacitance nulled out.

Figure 10. Typical On Characteristics for One of Four Channels






92CS-30922

All unused terminals are connected to VSS.

Figure 11. Off-Switch Input or Output Leakage



All unused terminals are connected to VSS.


Figure 12. Propagation Delay-Time Signal Input (V_{is}) to Signal Output (V_{os}) All unused terminals are connected to V_{SS} .

Figure 13. Crosstalk-Control Input to Signal Output



SCHS051C - REVISED FEBRUARY 2003


TYPICAL CHARACTERISTICS



92CS-30925

NOTES: A. All unused terminals are connected to V_{SS}.
B. Delay is measured at V_{OS} level of +10% from ground (turn-on) or on-state output level (turn-off).





All unused terminals are connected to VSS


92CS-30925






SCHS051C - REVISED FEBRUARY 2003





Measure inputs sequentially, to both V_{DD} and _{VSS}. Connect all unused inputs to either V_{DD} or V_{SS}. Measure control inputs only.






92CM - 30928





SCHS051C - REVISED FEBRUARY 2003



TYPICAL CHARACTERISTICS



Figure 18. Bidirectional Signal Transmission Via Digital Control Logic



SCHS051C - REVISED FEBRUARY 2003

APPLICATION INFORMATION

In applications that employ separate power sources to drive V_{DD} and the signal inputs, the V_{DD} current capability should exceed V_{DD}/R_L (R_L = effective external load of the four CD4066B bilateral switches). This provision avoids any permanent current flow or clamp action on the V_{DD} supply when power is applied or removed from the CD4066B.

In certain applications, the external load-resistor current can include both V_{DD} and signal-line components. To avoid drawing V_{DD} current when switch current flows into terminals 1, 4, 8, or 11, the voltage drop across the bidirectional switch must not exceed 0.8 V (calculated from r_{on} values shown).

No V_{DD} current will flow through R_L if the switch current flows into terminals 2, 3, 9, or 10.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third–party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Mailing Address:

Texas Instruments Post Office Box 655303 Dallas, Texas 75265

Copyright © 2003, Texas Instruments Incorporated