

- Advanced LinCMOS™ Silicon-Gate Process Technology
- 14-Bit Dynamic Range ADC and DAC
- Variable ADC and DAC Sampling Rate up to 19200 Samples Per Second
- Switched-Capacitor Antialiasing Input Filter and Output-Reconstruction Filter
- Serial Port for Direct Interface to SMJ320E14, SMJ32020, SMJ320C25, and SMJ320C30 Digital Processors
- Synchronous or Asynchronous ADC and DAC Conversion Rates With Programmable Incremental ADC and DAC Conversion Timing Adjustments
- Serial Port Interface to SN54299
   Serial-to-Parallel Shift Register for Parallel Interface to SMJ320C10, SMJ320C15, SMJ320E15, or Other Digital Processors

#### description

The TLC32040M interface circuit is a complete analog-to-digital and digital-to-analog input/ output system on a single monolithic CMOS chip. This device integrates a band-pass switched-capacitor antialiasing input filter, a 14-bit-resolution A/D converter, four microprocessor-compatible serial port modes, a 14-bit-resolution D/A converter, and a low-pass switched-capacitor output reconstruction filter. The device offers numerous combinations of master clock input frequencies and conversion/ sampling rates, which can be changed via digital processor control.

Typical applications for this integrated circuit include modems (7.2-, 8-, 9.6-, 14.4-, and 19.2-kHz sampling rate), analog interface for





digital signal processors (DSPs), speech recognition/storage systems deduction process recorderal instrumentation, acoustical signal processing, spectral antiques instrumentation, and instrumentation recorders. Four serial modes, which allow direct interface to the SMJ320E14, SMJ32020, SMJ320C25, and SMJ320C30 digital signal processors, are provided. Also, when the transmit and receive sections of the analog interface circuit (AIC) are operating synchronously, it will interface to two SN54299 serial-to-parallel shift registers. These serial-to-parallel shift registers can then interface in parallel to the SMJ320C10, SMJ320C15, SMJ320E15, other digital signal processors, or external FIFO circuitry. Output data pulses are emitted to inform the processor that data transmission is complete or to allow the DSP to differentiate between two transmitted bytes. A flexible control scheme is provided so that the functions of the integrated circuit can be selected and adjusted coincidentally with signal processing via software control.

Advanced LinCMOS is a trademark of Texas Instruments Incorporated.

#### description (continued)


The antialiasing input filter comprises seventh-order and fourth-order CC-type (Chebyshev/elliptic transitional) low-pass and high-pass filters, respectively, and a fourth-order equalizer. The input filter is implemented in switched-capacitor technology and is preceded by a continuous time filter to eliminate any possibility of aliasing caused by sampled data filtering. When no filtering is desired, the entire composite filter can be switched out of the signal path. A selectable, auxiliary, differential analog input is provided for applications where more than one analog input is required.

The A/D and D/A converters each have 14 bits of resolution. The A/D and D/A architectures ensure no missing codes and monotonic operation. An internal voltage reference is provided on the TLC32040M to ease the design task and to provide complete control over the performance of the integrated circuit. The internal voltage reference is brought out to a pin and is available to the designer. Separate analog and digital voltage supplies and grounds are provided to minimize noise and ensure a wide dynamic range. Also, the analog circuit path contains only differential circuitry to keep noise to an absolute minimum. The only exception is the DAC sample and hold, which utilizes pseudo-differential circuitry.

The output-reconstruction filter is a seventh-order CC-type (Chebyshev/elliptic transitional low-pass filter with a fourth-order equalizer) and is implemented in switched-capacitor technology. This filter is followed by a continuous-time filter to eliminate images of the digitally encoded signal.

The TLC32040M is characterized for operation from −55°C to 125°C.

#### functional block diagram





### **Terminal Functions**

PIN		.,,	DECORPTION
NAME	NO.	1/0	DESCRIPTION
ANLG GND	17, 18		Analog ground return for all internal analog circuits. Not internally connected to DGTL GND.
AUX IN+	24	I	Noninverting auxiliary analog input stage. This input can be switched into the band-pass filter and A/D converter path via software control. If the appropriate bit in the control register is a 1, the auxiliary inputs will replace the IN + and IN – inputs. If the bit is a 0, the IN + and IN – inputs will be used (see the AIC DX data word format section).
AUX IN-	23	ı	Inverting auxiliary analog input (see the above AUX IN+ pin description).
DGTL GND	9		Digital ground for all internal logic circuits. Not internally connected to ANLG GND.
DR	5	0	This pin is used to transmit the ADC output bits from the AIC to the TMS320 serial port. This transmission of bits from the AIC to the TMS320 serial port is synchronized with the SHIFT CLK signal.
DX	12	Ι	This pin is used to receive the DAC input bits and timing and control information from the TMS320. This serial transmission from the TMS320 serial port to the AIC is synchronized with the SHIFT CLK signal.
EODR	3	0	End of data receive. (See the WORD/BYTE pin description and the Serial Port TIming dlagram.) During the word-mode timing, this signal is a low-going pulse that occurs immediately after the 16 bits of A/D information have been transmitted from the AIC to the TMS320 serial port. This signal can be used to interrupt a microprocessor upon completion of serial communications. Also, this signal can be used to strobe and enable external serial-to-parallel shift registers, latches, or external FIFO RAM, and to facilitate parallel data bus communications between the AIC and the serial-to-parallel shift registers. During the byte-mode timing, this signal goes low after the first byte has been transmitted from the AIC to the TMS320 serial port and is kept low until the second byte has been transmitted. The TMS32011 or TMS320C17 can use this low-going signal to differentiate between the two bytes as to which is first and which is second.
EODX	11	0	End of data transmit. See WORD/BYTE description and Serial Port Timing diagram. During the word-mode timing, this signal is a low-going pulse that occurs immediately after the 16 bits of D/A converter and control or register information have been transmitted from the SMJ320 serial port to the AIC. This signal can be used to interrupt a microprocessor upon the completion of serial communications. Also, this signal can be used to strobe and enable external serial-to-parallel shift registers, latches, or an external FIFO RAM, and to facilitate parallel data-bus communications between the AIC and the serial-to-parallel shift registers. During the byte-mode timing, this signal goes low after the first byte has been transmitted from the SMJ320 serial port to the AIC and is kept low until the second byte has been transmitted. The DSP can use this low-going signal to differentiate between the two bytes as to which is first and which is second.
FSR	4	0	Frame sync receive. In the serial transmission modes, which are described in the WORD/BYTE description, FSR is held low during bit transmission. When FSR goes low, the SMJ320 serial port will begin receiving bits from the AIC via the DR pin of the AIC. The most significant DR bit will be present on DR before FSR goes low. (See Serial Port Timing and Internal Timing Configuration diagrams.) FSR does not occur after secondary communication.
FSX	14	0	Frame sync transmit. When this terminal goes low, the SMJ320 serial port will begin transmitting bits to the AIC via DX of the AIC. In all serial transmission modes, which are described in the WORD/BYTE description, FSX is held low during bit transmission (see the Serial Port Timing and Internal Timing Configuration diagrams).
IN+	26	I	Noninverting input to analog input amplifier stage
IN-	25	Ι	Inverting input to analog input amplifier stage
MSTR CLK	6	I	The master clock signal is used to derive all the key logic signals of the AIC, such as the shift clock, the switched-capacitor filter clocks, and the A/D and D/A timing signals. The Internal Timing Configuration diagram shows how these key signals are derived. The frequencies of these key signals are synchronous submultiples of the master clock frequency to eliminate unwanted aliasing when the sampled analog signals are transferred between the switched-capacitor filters and the A/D and D/A converters (see the Internal Timing Configuration).
OUT+	22	0	Noninverting output of analog output power amplifier. Can drive transformer hybrids or high-impedance loads directly in either a differential or a single-ended configuration.
OUT-	21	0	Inverting output of analog output power amplifier. Functionally identical with and complementary to OUT+.
REF	8	I/O	The internal voltage reference is brought out on this terminal. Also an external voltage reference can be applied to this terminal.
RESET	2	I	A reset function is provided to initialize the TA, TA', TB, RA, RA', RB, and control registers. This reset function initiates serial communications between the AIC and DSP. The reset function will initialize all AIC registers including the control register. After a negative-going pulse on RESET, the AIC registers will be initialized to provide an 8-kHz data conversion rate for a 5.184-MHz master clock input signal. The conversion rate adjust registers, TA' and RA', will be reset to 1. The control register bits will be reset as follows (see AIC DX data word format section).  d7 = 1, d6 = 1, d5 = 1, d4 = 0, d3 = 0, d2 = 1 This initialization allows normal serial-port communication to occur between the AIC and the DSP.



### **Terminal Functions (Continued)**

PIN NAME NO.	I/O	DESCRIPTION
SHIFT CLK 10	0	The shift clock signal is obtained by dividing the master clock signal frequency by four. This signal is used to clock the serial data transfers of the AIC, described in the WORD/BYTE description (see the Serial Port Timing and Internal Timing Configuration diagrams).
/ <sub>DD</sub> 7		Digital supply voltage, 5 V $\pm$ 5%
/ <sub>CC+</sub> 20		Positive analog supply voltage, 5 V ±5%
/ <sub>CC</sub> _ 19		Negative analog supply voltage, -5 V ±5%
VCC- 19 WORD/BYTE 13		Negative analog supply voltage, —5 V ±5%  This terminal, in conjunction with a bit in the control register, is used to establish one of four serial modes. These four modes are described below.  AIC transmit and receive sections are operated asynchronously.  The following description applies when the AIC is configured to have asynchronous transmit and receive sections. If the appropriate data bit in the control register is a 0 (see the AIC DX data word format), the transmit and receive sections will be asynchronous.  L Serial port directly interfaces with the serial port of the DSP and communicates in two 8-bit bytes. The operation sequence is as follows (see Serial Port Timing diagrams).  1. FSX or FSR is brought low.  2. One 8-bit byte is transmitted or one 8-bit byte is received.  3. EODX or EODR is mought high.  4. FSX or FSR emits a positive frame-sync pulse that is four shift-clock cycles wide.  5. One 8-bit byte is transmitted or one 8-bit byte is received.  6. EODX or EODR is brought high.  7. FSX or FSR is brought high.  H Serial port directly interfaces with the serial port of the SMJ32020, SMJ320C25, or SMJ320C30 and communicates in one 16-bit word. The operation sequence is as follows (see Serial Port Timing diagrams):  1. FSX or FSR is brought low.  2. One 18-bit word is transmitted or one 16-bit word is received.  3. ESX or FSR is brought low.  2. One 18-bit word is transmitted or one 16-bit word is received.  3. ESX or FSR is brought low.  4. Ctransmit and receive sections are operated synchronously.  If the appropriate data bit in the control register is a 1, the transmit and receive sections will be configured to be synchronous. In this case, the band-pass switched-capacitor filter and the A/D conversion timing will be derived from TX counter A, TX counter B, and TA, TA, and TB registers, I and than the RX Counter A, Brand SR, SM will not be asserted during secondary data communication since there is no new A/D conversion result. The synchronous operation sequences are as follows (see Serial Por



#### INTERNAL TIMING CONFIGURATION **Master Clock** Shift Clock 5.184 MHZ (1) 1.296 MHz (1) Divide by 4 10.368 MHZ (2) 2.592 MHz (2) 20.736 MHz (1) 41.472 MHz (2) **XTAL** TMS320 TA' Register TA Register DSP (6 Bits) Osc (5 Bits) (2s Compl) Low-Pass Switched **Optional External Circuitry** Cap Filter Divide by 2 Adder/ for Full-Duplex Modems CLK = 288 kHz Subtractor Square Wave (6 Bits) 153.6 kHz Clock (1) Divide Commercial **TB Register** by 135 External (6 Bits) Front-End **Full-Duplex** Split-Band $d_0, d_1 = 0,0$ $d_0, d_1 = 0,1$ Filters $d_0, d_1 = 1, 1$ $d_0, d_1 = 1.0 \ddagger$ TX Counter B TB = 40, 7.2 kHzD/A TB = 36, 8.0 kHzTX Counter A Conversion TB = 30, 9.6 kHz [TA = 9 (1)] Frequency TA = 18 (2)] TB = 20, 14.4 kHz 576-kHz (6 Bits) TB = 15, 19.2 kHz RA' Register **RA Register** (6 Bits) (5 Bits) (2s Compl) **Band-Pass** Switched Cap Filter Divide by 2 Adder/ **CLK = 288 kHz** Subtractor Square Wave (6 Bits) **RB** Register (6 Bits) $d_0, d_1 = 0,0$ $d_0, d_1 = 0,1$ d<sub>0</sub>, d<sub>1</sub> = $d_0, d_1 = 1,0$ **RX Counter B** RB = 40, 7.2 kHzRB = 36, 8.0 kHz A/D **RX Counter A** Conversion RB = 30, 9.6 kHz

**Master Clock Frequency** SCF Clock Frequency = 2 × Contents of Counter A

576-kHz

Pulses

RB = 20, 14.4 kHz

RB = 15, 19.2 kHz

Frequency

9 (1)]

18 (2)]

[TA =

[TA =

(6 Bits)

<sup>†</sup> Split-band filtering can alternatively be performed after the analog input function via software in the SMJ320.

<sup>‡</sup> These control bits are described in the AIC DX data word format section.

NOTE: Frequency 1, 20.736 MHz is used to show how 153.6 kHz (for a commercially available modem split-band filter clock), popular speech and modem sampling signal frequencies, and an internal 288-kHz switched-capacitor filter clock can be derived synchronously and as submultiples of the crystal oscillator frequency. Since these derived frequencies are synchronous submultiples of the crystal frequency, aliasing does not occur as the sampled analog signal passes between the analog converter and switched-capacitor filter stages. Frequency 2, 41.472 MHz is used to show that the AIC can work with high-frequency signals, which are used by high-speed digital signal processors.

#### explanation of internal timing configuration

All of the internal timing of the AIC is derived from the high-frequency clock signal that drives the master clock input. The shift clock signal, which strobes the serial port data between the AIC and DSP, is derived by dividing the master clock input signal frequency by four.

SCF Clock Frequency = 
$$\frac{\text{Master Clock Frequency}}{2 \times \text{Contents of Counter A}}$$

Conversion Frequency = 
$$\frac{SCF \ Clock \ Frequency}{Contents \ of \ Counter \ B}$$

Shift Clock Frequency = 
$$\frac{\text{Master Clock Frequency}}{4}$$

TX Counter A and TX Counter B, which are driven by the master clock signal, determine the D/A conversion timing. Similarly, RX Counter A and RX Counter B determine the A/D conversion timing. In order for the switched-capacitor low-pass and band-pass filters to meet their transfer function specifications, the frequency of the clock inputs of the switched-capacitor filters must be 288 kHz. If the frequencies of the clock inputs are not 288 kHz, the filter transfer function frequencies are scaled by the ratios of the clock frequencies to 288 kHz. Thus, to obtain the specified filter responses, the combination of master clock frequency and TX Counter A and RX Counter A values must yield 288-kHz switched-capacitor clock signals. These 288-kHz clock signals can then be divided by TX Counter B and RX Counter B to establish the D/A and A/D conversion timings.


TX Counter A and TX Counter B are reloaded every D/A conversion period, while RX Counter A and RX Counter B are reloaded every A/D conversion period. TX Counter B and RX Counter B are loaded with the values in the TB and RB Registers, respectively. Via software control, TX Counter A can be loaded with either TA Register, the TA Register less the TA' Register, or the TA Register plus the TA' Register. By selecting the TA Register less the TA' Register option, the upcoming conversion timing will occur earlier by an amount of time that equals TA' times the signal period of the master clock. By selecting the TA Register plus the TA' Register option, the upcoming conversion timing will occur later by an amount of time that equals TA' times the signal period of the master clock. Thus the D/A conversion timing can be advanced or retarded. An identical ability to alter the A/D conversion timing is provided. In this case, however, the RX Counter A can be programmed via software control with the RA Register, the RA Register less the RA' Register, or the RA Register plus the RA' Register.

The ability to advance or retard conversion timing is particularly useful for modem applications. This feature allows controlled changes in the A/D and D/A conversion timing. This feature can be used to enhance signal-to-noise performance, to perform frequency-tracking functions, and to generate nonstandard modem frequencies.

If the transmit and receive sections are configured to be synchronous (see the WORD/BYTE description in the Terminal Functions table), then both the low-pass and band-pass switched-capacitor filter clocks are derived from TX Counter A. Also, both the D/A and A/D conversion timing are derived from TX Counter A and TX Counter B. When the transmit and receive sections are configured to be synchronous, the RX Counter A, RX Counter B, RA Register, RA' Register, and RB Registers are not used.



#### AIC DR or DX word bit pattern



#### AIC DX data word format section

d15 d1	14 c	113	d12	d11	d1	10	d9	d8	d7	d6	d5	d4	d2	d1	d0	COMMENTS
Primary	DX s	erial	comm	unica	tion	pro	tocol									
← d15 (I	MSB)	thro	ugh d	2 go t	o the	e D	/Α						$\rightarrow$	0	0	The TX and RX Counter As are loaded with the TA and
conv	/erter	regis	ster													RA register values. The TX and RX Counter Bs areloaded with TB and RB register values.
← d15 (ľ	MSB)	thro	ugh d	2 go t	o the	e D/	Ά						$\rightarrow$	0	1	The TX and Counter As are loaded with the TA + TA'
conv	erter	regis	ter													and RA + RA' register values. The TX and RX Counter Bs are loaded with the TB and RB register values.  NOTE: d1 = 0, d0 = 1 will cause the next D/A and A/D conversion periods to be changed by the addition of TA' and RA' master clock cycles, in which TA' and RA' can be positive or negative or zero. Please refer to Table 1.  AIC Responses to Improper Conditions.
← d15 (ľ	MSB)	thro	ugh d	2 go t	o the	e D/	Ά						$\rightarrow$	1	0	The TX and Counter As are loaded with the TA - TA'
conv	erter	regis	ter													and RA - RA' register values. The TX and RX Counter Bs are loaded with the TB and RB register values. NOTE: d1 = 0, d0 = 1 will cause the next D/A and A/D conversion periods to be changed by the subtraction of TA' and RA' Master Clock cycles, in which TA' and RA can be positive or negative or zero. Please refer to Table 1. AIC Responses to Improper Conditions.
← d15 (ľ	MSB)	thro	ugh d	2 go t	o the	e D/	Ά						$\rightarrow$	1	1	The TX and Counter As are loaded with the TA and
conv	erter	regis	ter													RA register values. The TX and RX Counter Bs are loaded with the TB and RB register values. After a delay of four shift-clock cycles, a secondary transmission will immediately follow to program the AIC to operate in the desired configuration.

NOTE: Setting the two least significant bits to 1 in the normal transmission of DAC information (Primary Communications) to the AIC will initiate Secondary Communications upon completion of the Primary Communications.

Upon completion of the Primary Communication, FSX will remain high for four shift-clock cycles and will then go low and initiate the Secondary Communication. The timing specifications for the Primary and Secondary Communications are identical. in this manner, the Secondary Communication, if initiated, is interleaved between successive Primary Communications. This interleaving prevents the Secondary Communication from interfering with the Primary Communications and DAC timing, thus preventing the AIC from skipping a DAC output. It is important to note that in the synchronous mode, FSR will not be asserted during Secondary Communications.

#### secondary DX serial communication protocol

$ x \ x \   \leftarrow \text{ to TA register} \ \rightarrow \  x \ x \   \leftarrow \text{ to RA register} \ \rightarrow \  0$	0	d13 and d6 are MSBs (unsigned binary)				
$x \mid \leftarrow$ to TA' register $\rightarrow \mid x \mid \leftarrow$ to RA' register $\rightarrow \mid 0 \mid 1 \mid$ d14 and d7 are 2s complement sign bits						
$ x  \leftarrow \text{to TB register} \rightarrow  x  \leftarrow \text{to RB register} \rightarrow  1 $	0	d14 and d7 are MSBs (unsigned binary)				
x x x x x x x x x d7 d6 d5 d4 d3 d2 1	1					
		d2 = 0/1 deletes/inserts the band-pass filter				
<b>←</b> Control Register <b>←</b>		d3 = 0/1 disables/enables the loopback function				
		d5 = 0/1 asynchronous/synchronous transmit and receive sections				
		d6 = 0/1 gain control bits (see gain control section)				
		d7 = 0/1 gain control bits (see gain control section)				

#### reset function

A reset function is provided to initiate serial communications between the AIC and DSP. The reset function will initialize all AIC registers, including the control register. After power has been applied to the AIC, a negative-going pulse on RESET will initialize the AIC registers to provide an 8-kHz A/D and D/A conversion rate for a 5.184-MHz master clock input signal. The AIC, except the control register, will be initialized as follows (see AIC DX data word format section):


REGISTER	INITIALIZED REGISTER <u>VALUE (HEX)</u>
TA	9
TA'	1
TB	24
RA	9
RA'	1
RB	24

The control register bits will be reset as follows (see AIC DX data word format section):

$$d7 = 1$$
,  $d6 = 1$ ,  $d5 = 1$ ,  $d4 = 0$ ,  $d3 = 0$ ,  $d2 = 1$ 

This initialization allows normal serial port communications to occur between the AIC and DSP. If the transmit and receive sections are configured to operate synchronously and the user wishes to program different conversion rates, only the TA, TA', and TB registers need to be programmed, since both transmit and receive timing are synchronously derived from these registers (see the Terminal Functions table and AIC DX data word format section).

The circuit shown below provides a reset on power up when power is applied in the sequence given under power-up sequence. The circuit depends on the power supplies' reaching their recommended values a minimum of 800 ns before the capacitor charges to 0.8 V above DGTL GND.





#### power-up sequence

To ensure proper operation of the AIC and as a safeguard against latch-up, it is recommended that a Schottky diode with a forward voltage less than or equal to 0.4 V be connected from  $V_{CC-}$  to ANLG GND (see Figure 16). In the absence of such a diode, power should be applied in the following sequence: ANLG GND and DGTL GND,  $V_{CC-}$ , then  $V_{CC+}$  and  $V_{DD}$ . Also, no input signal should be applied until after power up.

#### AIC responses to improper conditions

The AIC has provisions for responding to improper conditions. These improper conditions and the response of the AIC to these conditions are presented in Table 1 below.

#### **AIC** register constraints

The following constraints are placed on the contents of the AIC registers:


- 1. TA register must be  $\geq 4$  in WORD mode (WORD/BYTE = high).
- 2. TA register must be  $\geq 5$  in  $\overline{\text{BYTE}}$  mode (WORD/ $\overline{\text{BYTE}}$  = low).
- 3. TA' register can be either positive, negative, or zero.
- 4. RA register must be  $\geq$  4 in WORD mode (WORD/ $\overline{BYTE}$  = high).
- 5. RA register must be  $\geq$  5 in  $\overline{\text{BYTE}}$  mode (WORD/ $\overline{\text{BYTE}}$  = low).
- 6. RA' register can be either positive, negative, or zero.
- 7. (TA register  $\pm$  TA' register) must be > 1.
- 8. (RA register  $\pm$  RA' register) must be > 1.
- 9. TB register must be > 1.

**Table 1. AIC Responses to Improper Conditions** 

IMPROPER CONDITION	AIC RESPONSE
TA register + TA' register = 0 or 1 TA register - TA' register = 0 or 1	Reprogram TX Counter A with TA register value
TA register + TA' register < 0	MODULO 64 arithmetic is used to ensure that a positive value is loaded into the TX Counter A, i.e., TA register + TA' register + 40 HEX is loaded into TX Counter A.
RA register + RA' register = 0 or 1 RA register - RA' register = 0 or 1	Reprogram RX Counter A with RA register value
RA register + RA' register = 0 or 1	MODULO 64 arithmetic is used to ensure that a positive value is loaded into the RX Counter A, i.e., RA register + RA' register + 40 HEX is loaded into RX Counter A.
TA register = 0 or 1 RA register = 0 or 1	AIC is shutdown.
TA register < 4 in WORD mode TA register < 5 in BYTE mode RA register < 4 in WORD mode RA register < 5 in BYTE mode	The AIC serial port no longer operates.
TB register = 0 or 1	Reprogram TB register with 24 HEX
RB register = 0 or 1	Reprogram TB register with 24 HEX
AIC and DSP cannot communicate	Hold last DAC output


#### improper operation due to conversion times being too close together

If the difference between two successive D/A conversion frame syncs is less than 1/19.2 kHz, the AIC operates improperly. In this situation, the second D/A conversion frame sync occurs too quickly, and there is not enough time for the ongoing conversion to be completed. This situation can occur if the A and B registers are improperly programmed or if the A + A' register or A - A' register result is too small. When incrementally adjusting the conversion period via the A + A' register options, the designer should be careful not to violate this requirement (see following diagram).



# asynchronous operation – more than one receive frame sync occurring between two transmit frame syncs

When incrementally adjusting the conversion period via the A + A' or A – A' register options, a specific protocol is followed. The command to use the incremental conversion period adjust option is sent to the AIC during an  $\overline{FSX}$  frame sync. The ongoing conversion period is then adjusted. However, either Receive Conversion Period A or B may be adjusted. For both transmit and receive conversion periods, the incremental conversion period adjustment is performed near the end of the conversion period. Therefore, if there is sufficient time between  $t_1$  and  $t_2$ , the receive conversion period adjustment will be performed during Receive Conversion Period A. Otherwise, the adjustment will be performed during Receive Conversion Period B. The adjustment command only adjusts one transmit conversion period and one receive conversion period. To adjust another pair of transmit and receive conversion periods, another command must be issued during a subsequent  $\overline{FSX}$  frame (see figure below).




# asynchronous operation – more than one transmit frame sync occurring between two receive frame syncs

When incrementally adjusting the conversion period via the A + A' or A – A' register options, a specific protocol is followed. For both transmit and receive conversion periods, the incremental conversion period adjustment is performed near the end of the conversion period. The command to use the incremental conversion period adjust options is sent to the AIC during an  $\overline{FSX}$  frame sync. The ongoing transmit conversion period is then adjusted. However, three possibilities exist for the receive conversion period adjustment in the diagram as shown in the figure on the following page. If the adjustment command is issued during Transmit Conversion Period A, Receive Conversion Period A will be adjusted if there is sufficient time between  $t_1$  and  $t_2$ . If there is not sufficient time between  $t_1$  and  $t_2$ , Receive Conversion Period B will be adjusted. The receive portion of an adjustment command may be ignored if the adjustment command is sent during a receive conversion period, which is already being or will be adjusted due to a prior adjustment command. For example, if adjustment




commands are issued during Transmit Conversion Periods A, B, and C, the first two commands may cause Receive Conversion Periods A and B to be adjusted, while the third receive adjustment command is ignored. The third adjustment command is ignored since it was issued during Receive Conversion Period B, which already will be adjusted via the Transmit Conversion Period B adjustment command.



asynchronous operation – more than one set of primary and secondary DX serial communication occurring between two receive frame sync (see AIC DX data word format section)

The TA, TA', TB, and control register information that is transmitted in the secondary communications is always accepted and is applied during the ongoing transmit conversion period. If there is sufficient time between t<sub>1</sub> and t<sub>2</sub>, the TA, RA', and RB register information, which is sent during Transmit Conversion Period A, will be applied to Receive Conversion Period A. Otherwise, this information will be applied during Receive Conversion Period B. If RA, RA', and RB register information has already been received and is being applied during an ongoing conversion period, any subsequent RA, RA', or RB information that is received during this receive conversion period will be disregarded (see diagram below).



#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage range, V <sub>CC+</sub> (see Note 1)
Supply voltage range, V <sub>DD</sub>
Output voltage range, VO0.3 V to 15 V
Input voltage range, V <sub>I</sub> 0.3 V to 15 V
Digital ground voltage range –0.3 V to 15 V
Operating free-air temperature range
Storage temperature range –65°C to 150°C
Case temperature for 60 seconds: FK package
Lead temperature 1,6 mm (1/16 inch) from case for 60 seconds: J package

NOTE 1: Voltage values for maximum ratings are with respect to V<sub>CC</sub>-.

#### recommended operating conditions

PARAMETER	MIN	NOM	MAX	UNIT
Supply voltage, V <sub>CC+</sub> (see Note 2)	4.75	5	5.25	V
Supply voltage, V <sub>CC</sub> – (see Note 2)	-4.75	-5	-5.25	V
Digital supply voltage, V <sub>DD</sub> (see Note 2)	4.75	5	5.25	V
Digital ground voltage with respect to ANLG GND, DGTL GND		0		V
Reference input voltage, V <sub>ref(ext)</sub> (see Note 2)	2		4	V
High-level input voltage, VIH	2	V	'DD+0.3	V
Low-level input voltage, V <sub>IL</sub> (see Note 3)	-0.3		0.8	V
Maximum peak output voltage swing across R <sub>L</sub> at OUT+ or OUT- (single ended) (see Note 4)	±3			V
Load resistance at OUT+ and/or OUT-, RL	300			Ω
Load capacitance at OUT+ and/or OUT-, CL			100	pF
MSTR CLK frequency (see Note 5)	0.075	5	10.368	MHz
Analog input amplifier common-mode input voltage (see Note 6)			±1.5	V
A/D or D/A conversion rate			20	kHz
Operating free-air temperature, TA	-55		125	°C

- NOTES: 2. Voltages at analog inputs and outputs, REF, V<sub>CC+</sub>, and V<sub>CC-</sub>, are with respect to the ANLG GND terminal. Voltages at digital inputs and outputs and V<sub>DD</sub> are with respect to the DGTL GND terminal.
  - 3. The algebraic convention, in which the least positive (most negative) value is designated minimum, is used in this data sheet for logic voltage levels and temperature only.
  - 4. This applies when  $R_L \ge 300~\Omega$  and offset voltage = 0.
  - 5. The band-pass and low-pass switched-capacitor filter response specifications apply only when the switched-capacitor clock frequency is 288 kHz. For switched-capacitor filter clocks at frequencies other than 288 kHz, the filter response is shifted by the ratio of switched-capacitor filter clock frequency to 288 kHz.
  - 6. This range applies when (IN+ IN–) or (AUX IN+ AUX IN–) equals  $\pm 6$  V.

# electrical characteristics over recommended operating free-air temperature range, $V_{CC+}$ = 5 V, $V_{CC-}$ = -5 V, $V_{DD}$ = 5 V (unless otherwise noted)

#### total device, MSTR CLK frequency = 5.184 MHz, outputs not loaded

	PARAMETER	TEST C	CONDITIONS	MIN	TYP <sup>†</sup>	MAX	UNIT
Vон	High-level output voltage	$V_{DD} = 4.75 V$ ,	$I_{OH} = -300  \mu A$	2.4			V
VOL	Low-level output voltage	$V_{DD} = 4.75 V$ ,	$I_{OL} = 2 \text{ mA}$			0.9	V
ICC+	Supply current from V <sub>CC+</sub>					40	mA
ICC-	Supply current from V <sub>CC</sub> -					-40	mA
I <sub>DD</sub>	Supply current from V <sub>DD</sub>	fMSTR CLK = 5.1	84 MHz			7	mA
V <sub>ref</sub>	Internal reference output voltage			2.9		3.3	V
α√ref	Temperature coefficient of internal reference voltage				200		ppm/°C
ro	Output resistance at REF				100		kΩ

#### receive amplifier input

	PARAMETER	TEST CONDITIONS	MIN	TYP <sup>†</sup>	MAX	UNIT
	A/D converter offset error (filters bypassed)			25	65	mV
	A/D converter offset error (filters in)			25	65	mV
CMRR	Common-mode rejection ratio at IN+, IN –, or AUX IN+, AUX IN–	See Note 7	35	55		dB
rı	Input resistance at IN+, IN- or AUX IN+, AUX IN-, REF			100	·	kΩ

NOTE 7: The test condition is a 0-dBm, 1-kHz input signal with an 8-kHz conversion rate.

#### transmit filter output

	PARAMETER	TEST CONDITIONS	MIN	TYP <sup>†</sup>	MAX	UNIT
Voo	Output offset voltage at OUT+ or OUT– (single ended relative to ANLG GND)			15	75	mV
VOM	Maximum peak output voltage swing between OUT+ and OUT- (differential output)	R <sub>L</sub> ≥ 300 Ω	±6		·	V

#### system distortion specifications, SCF clock frequency = 288 kHz

PARAMETER		TEST CONDITIONS	MIN	TYP†	MAX	UNIT
Attenuation of second harmonic of	Single ended	$V_I = -0.5$ dB to $-24$ dB referred to $V_{ref}$ ,	62	70		ī
A/D input signal	Differential	Single-ended tested at 25°C, See Note 8	62	70		dB
Attenuation of third and higher	Single ended	$V_I = -0.5$ dB to $-24$ dB referred to $V_{ref}$ ,	57	65		j
harmonics of A/D input signal	Differential	Single-ended tested at 25°C, See Note 8	57	65		dB
Attenuation of second harmonic of	Single ended	$V_I = -0$ dB to $-24$ dB referred to $V_{ref}$ ,		70		
D/A input signal	Differential	See Note 8	62	70		dB
Attenuation of third and higher	Single ended	$V_I = -0$ dB to $-24$ dB referred to $V_{ref}$ ,		65		j
harmonics of D/A input signal	Differential	See Note 8	57	65		dB

<sup>†</sup> All typical values are at  $T_A = 25$ °C.

NOTE 8: The test condition is a 1-kHz input signal with an 8-kHz conversion rate (0 dB relative to V<sub>ref</sub>). The load impedance for the DAC is 300 O.

electrical characteristics over recommended operating free-air temperature range,  $V_{CC+} = 5 \text{ V}$ ,  $V_{CC-} = -5 \text{ V}$ ,  $V_{DD} = 5 \text{ V}$  (unless otherwise noted) (continued)

#### A/D channel signal-to-distortion ratio

PARAMETER	TEST CONDITIONS	A <sub>V</sub> = 1 <sup>†</sup>	A <sub>V</sub> = 2 <sup>†</sup>	A <sub>V</sub> = 4 <sup>†</sup>	
PARAMETER	(see Note 8)	MIN MAX	MIN MAX	MIN MAX	UNIT
	$V_{I} = -6 \text{ dB to } -0.5 \text{ dB}$	58	>58‡	>58‡	
	$V_I = -12 \text{ dB to } -6 \text{ dB}$	58	58	>58‡	
	$V_{I} = -18 \text{ dB to } -12 \text{ dB}$	56	58	58	
	$V_{I} = -24 \text{ dB to } -18 \text{ dB}$	50	56	58	
A/D channel signal-to-distortion ratio	$V_{I} = -30 \text{ dB to } -24 \text{ dB}$	44	50	56	dB
	$V_{I} = -36 \text{ dB to } -30 \text{ dB}$	38	44	50	
	$V_{I} = -42 \text{ dB to } -36 \text{ dB}$	32	38	44	
	$V_{I} = -48 \text{ dB to } -42 \text{ dB}$	26	32	38	
	$V_{I} = -54 \text{ dB to } -48 \text{ dB}$	20	26	32	

 $<sup>^{\</sup>dagger}$  A $_{V}$  is the programmable gain of the input amplifier.

### D/A channel signal-to-distortion ratio

PARAMETER	TEST CONDITIONS (see Note 8)	MIN MAX	UNIT
	$V_I = -6 \text{ dB to } 0 \text{ dB}$	58	
	$V_{I} = -12 \text{ dB to } -6 \text{ dB}$	58	
	$V_{I} = -18 \text{ dB to } -12 \text{ dB}$	56	
	$V_{I} = -24 \text{ dB to } -18 \text{ dB}$	50	
D/A channel signal-to-distortion ratio	$V_{I} = -30 \text{ dB to } -24 \text{ dB}$	44	dB
	$V_{I} = -36 \text{ dB to } -30 \text{ dB}$	38	
	$V_I = -42 \text{ dB to } -36 \text{ dB}$ 32 $V_I = -48 \text{ dB to } -42 \text{ dB}$ 26		
	$V_{I} = -54 \text{ dB to } -48 \text{ dB}$	20	

NOTE 8: The test condition is a 1-kHz input signal with an 8-kHz conversion rate (0 dB relative to Vref). The load impedance for the DAC is

#### gain and dynamic range

PARAMETER	TEST CONDITIONS	MIN	TYP§	MAX	UNIT
Absolute transmit gain tracking error while transmitting into 300 $\Omega$	-48-dB to 0-dB signal range, See Note 9		±0.05	±0.15	dB
Absolute receive gain tracking error	-48-dB to 0-dB signal range, See Note 9		±0.05	±0.15	dB
Absolute gain of the A/D channel	Signal input is a –0.5 dB, 1-kHz sinewave		0.2		dB
Absolute gain of the D/A channel	Signal input is a 0-dB, 1-kHz sinewave		-0.3		dB

<sup>§</sup> All typical values are at  $T_A = 25$ °C.

NOTE 9. Gain tracking is relative to the absolute gain at 1 kHz and 0 dB (0 db relative to  $V_{ref}$ ).



<sup>‡</sup> A value > 58 is overrance and signal clipping occurs over range.

# electrical characteristics over recommended operating free-air temperature range, $V_{CC+} = 5 \text{ V}$ , $V_{CC-} = -5 \text{ V}$ , $V_{DD} = 5 \text{ V}$ (unless otherwise noted) (continued)

#### power supply rejection and crosstalk attenuation

PARAMETER		TEST CONDITIONS		TYP†	MAX	UNIT
V <sub>CC+</sub> or V <sub>CC</sub> supply voltage	f = 0 to 30 kHz	Idle channel, Supply signal at 200 mV p-p		30		j
rejection ratio, receive channel	f = 30 kHz to 50 kHz	measured at DR (ADC output)		45		dB
V <sub>CC+</sub> or V <sub>CC</sub> supply voltage rejection	f = 0 to 30 kHz	Idle channel, Supply signal at 200 mV p-p		30		
ratio, transmit channel (single ended)	f = 30 kHz to 50 kHz	measured at OUT+		45		dB
Crosstalk attenuation (differential)	Transmit-to-receive	DX = 0000000000000	70	80		- 15
Crosstaik atteridation (differential)	Receive-to-transmit	Inputs grounded	70	80		dB

#### delay distortion, SCF clock frequency = 288 kHz $\pm$ 2%, input (IN+ – IN –) is $\pm$ 3-V sinewave

Please refer to filter response graphs for delay distortion specifications.

## band-pass filter transfer function (see curves), SCF clock frequency = 288 kHz $\pm 2\%$ , input (IN+ - IN-) is a $\pm 3$ -V sinewave (see Note 9)

PARAMETER	TEST CONDI	MIN MAX	UNIT	
		f = 100 Hz	-42	
		f = 170 Hz	-25	
Filter gain (see Note 10)		300 Hz ≤ f ≤ 3.4 kHz	±0.5	dB
		f = 4 kHz	-16	
		f ≥ 4.6 kHz	-58	

#### low-pass filter transfer function, SCF clock frequency = 288 kHz ±2% (see Note 10)

PARAMETER	TEST CONDITIONS			MAX	UNIT
		f ≤ 3.4 kHz		±0.5	
Filter gain (see Note 11)	Output signal reference is 0 dB	f = 3.6 kHz		-4	
		f = 4 kHz		-30	dB
		f ≥ 4.4 kHz		-58	

#### serial port

	PARAMETER	TEST CONDITIONS	MIN	TYP <sup>†</sup>	MAX	UNIT
Vон	High-level output voltage	I <sub>OH</sub> = -300 μA	2.4			V
VOL	Low-level output voltage	I <sub>OL</sub> = 2 mA			0.4	V
IJ	Input current				±10	μΑ
Cl	Input capacitance			15		pF
CO	Output capacitance			15		pF

<sup>†</sup> All typical values are at  $T_A = 25^{\circ}C$ .

NOTES: 9. Gain tracking is relative to the absolute gain at 1 kHz and 0 dB (-0 db relative to  $V_{ref}$ ).

<sup>10.</sup> The above filter specifications are for a switched-capacitor filter clock range of 288 kHz  $\pm 2\%$ . For switched-capacitor filter clocks

at frequencies other than 288 kHz  $\pm 2\%$ , the filter response is shifted by the ratio of switched-capacitor filter clock frequency to 288 kHz.

<sup>11.</sup> The filter gain outside of the pass band is measured with respect to the gain at 1 kHz. The filter gain within the pass band is measured with respect to the average gain within the pass band. The pass bands are 300 to 3400 Hz and 0 to 3400 Hz for the band pass and low-pass filters respectively.

# operating characteristics over recommended operating free-air temperature range, $V_{CC+}$ = 5 V, $V_{CC-}$ = -5 V, $V_{DD}$ = 5 V

#### noise (measurement includes low-pass and band-pass switched-capacitor filters)

PARAMETER		TEST CONDITIONS	TYP <sup>†</sup>	MAX	UNIT
	Single ended		200		μV rms
Transmit noise	Differential	DX input = 00000000000000, constant input code	300	500	μV rms
	Differential				dBrnc0
Receive noise (see Note 12)		Inpute grounded goin 1		475	μV rms
Receive hoise (see Note 12)		Inputs grounded, gain = 1			dBrnc0

NOTE 12. This noise is referred to the input with a buffer gain of one. If the buffer gain is two or four, the noise figure will be correspondingly reduced.

The noise is computed by statistically evaluating the digital output of the A/D converter.

#### timing requirements

#### serial port recommended input signals

	PARAMETER	MIN	MAX	UNIT
t <sub>c</sub> (MCLK)	Master clock cycle time	100	192	ns
tr(MCLK)	Master clock rise time		10	ns
t <sub>f</sub> (MCLK)	Master clock fall time		10	ns
	Master clock duty cycle	42%	58%	
	RESET pulse duration (see Note 13)	800		ns
t <sub>su(DX)</sub>	DX setup time before SCLK↓	28		ns
th(DX)	DX hold time before SCLK↓	t <sub>C</sub> (SCLK)/4		ns

NOTE 13. RESET pulse duration is the amount of time that the reset pin is held below 0.8 V after the power supplies have reached their recommended values.

#### serial port - AIC output signals

	PARAMETER	MIN	TYP <sup>†</sup>	MAX	UNIT
tc(SCLK)	Shift clock (SCLK) cycle time	400			ns
tf(SCLK)	Shift clock (SCLK) fall time		50		ns
tr(SCLK)	Shift clock (SCLK) rise time		50		ns
	Shift clock (SCLK) duty cycle		50%		
td(CH-FL)	Delay from SCLK↑ to FSR/FSX↓			260	ns
td(CH-FH)	Delay from SCLK↑ to FSR/FSX↑			260	ns
td(CH-DR)	DR valid after SCLK↑			316	ns
tdw(CH-EL)	Delay from SCLK↑ to EODX/EODR↓ in WORD mode			280	ns
tdw(CH-EH)	Delay from SCLK↑ to EODX/EODR↑ in WORD mode			280	ns
tf(EODX)	EODX fall time		15		ns
tf(EODR)	EODR fall time		15		ns
tdb(CH-EL)	Delay from SCLK↑ to EODX/EODR↓ in BYTE mode		100		ns
tdb(CH-EH)	Delay from SCLK↑ to EODX/EODR↑ in BYTE mode		100		ns
td(MH-SL)	Delay from MSTR CLK ↑ to SCLK↓		65	105	ns
<sup>t</sup> d(MH-SH)	Delay from MSTR CLK ↑ to SCLK↓		65		ns

<sup>&</sup>lt;sup>†</sup> All typical values are at  $T_A = 25$ °C.




**Gain Control Circuitry** 

Table 2. Gain Control Table	
(Analog Input Signal Required for Full-Scale A/D Conversion	ı)

	CONTROL RE	GISTER BITS		A/D CONVERSION
INPUT CONFIGURATIONS	d6	d7	ANALOG INPUT†	RESULT
Differential configuration	1	1		
Analog input = IN+ - IN-	0	0	±6 V	Full scale
= AUX IN+ - AUX IN-	1	0	±3 V	Full scale
	0	1	±1.5 V	Full scale
Single-ended configuration	1	1		
Analog input = IN+ - ANLG GND	0	0	±3 V	Half scale
= AUX IN+ – ANLG GND	1	0	±3 V	Full scale
	0	1	±1.5 V	Full scale

<sup>†</sup> In this example, V<sub>ref</sub> is assumed to be 3 V. In order to minimize distortion, it is recommended that the analog input not exceed 0.1 dB below full scale.



### (sin x)/x correction section

The AIC does not have  $(\sin x)/x$  correction circuitry after the digital-to-analog converter.  $(\sin x)/x$  correction can be accomplished easily and efficiently in digital signal processor (DSP) software. Excellent correction accuracy can be achieved to a band edge of 3000 Hz by using a first-order digital correction filter. The results, which are shown on the next page, are typical of the numerical correction accuracy that can be achieved for sample rates of interest. The filter requires only seven instruction cycles per sample on the SMJ320 DSPs. With a 200-ns instruction cycle, nine instructions per sample represents an overhead factor of 1.4% and 1.7% for sampling rates of 8000 Hz and 9600 Hz, respectively. This correction will add a slight amount of group delay at the upper edge of the 300 – 3000-Hz band.

#### (sin x)/x roll-off for a zero-order hold function

**Control Circuitry** 

The  $(\sin x)/x$  roll-off for the AIC DAC zero-order hold function at a band-edge frequency of 3000 Hz for the various sampling rates is shown in the following table.


Table 3. (sin x)/x Roll-Off

f <sub>S</sub> (Hz)	$20 \log \frac{\sin \pi f/f_S}{\pi f/f_S}$ $(f = 3000 \text{ Hz})$ $(dB)$
7200	-2.64
8000	-2.11
9600	-1.44
14400	-0.63
19200	-0.35

Note that the actual AIC  $(\sin x)/x$  roll-off will be slightly less than the above figures because the AIC has less than a 100% duty cycle hold interval.

#### correction filter

To compensate for the  $(\sin x)/x$  roll-off of the AIC, a first-order correction filter shown below, is recommended.



The difference equation for this correction filter is:

$$Y_i + 1 = p2(1 - p1) (u_i + 1) + p1 Y_i$$

where the constant p1 determines the pole locations.

The resulting squared magnitude transfer function is:

$$|H(f)|^2 = \frac{p2^2 (1-p1)^2}{1-2p1 \cos(2\pi f/f_S) + p1^2}$$

#### correction results

Table 4 below shows the optimum p values and the corresponding correction results for 8000-Hz and 9600-Hz sampling rates.

**Table 4. Optimum P Values** 

f (Hz)	ERROR (dB) f <sub>S</sub> = 8000 Hz p1 = -0.14813 p2 = 0.9888	ERROR (dB) f <sub>S</sub> = 9600 Hz p1 = -0.1307 p2 = 0.9951
300	-0.099	-0.043
600	-0.089	-0.043
900	-0.054	0
1200	-0.002	0
1500	0.041	0
1800	0.079	0.043
2100	0.100	0.043
2400	0.091	0.043
2700	-0.043	0
3000	-0.102	-0.043

#### SMJ320 software requirements

The digital correction filter equation can be written in state variable form as follows:

$$Y = k1Y + k2U$$

where k1 equals p1 (from the preceding page), k2 equals (1 - p1)p2 (from the preceding page), Y is the filter state, and U is the next I/O sample. The coefficients k1 and k2 must be represented as 16-bit integers. The SACH instruction (with the proper shift) will yield the correct result. With the assumption that the SMJ320 processor page pointer and memory configuration are properly initialized, the equation can be executed in seven instructions or seven cycles with the following program:

```
ZAC
LT K2
MPY U
LTA K1
MPY Y
APAC
SACH (dma), (shift)
```

#### PARAMETER MEASUREMENT INFORMATION




Figure 3. Serial Port Timing



EODX

#### SMJ320C10 FSX SN54LS299 $Q_{H}$ S1 DX G2 DEN G1 S0 CLK< <u>Y1</u> D8-D15 G1 A0/PA0 <u>Y0</u> A1/PA1 В A-H SR A2/PA2 С SN54LS138 SN54LS299 SHIFT CLK S1 QH'G2 S0 CLK < SN54LS74 G1 DO-D15 C1 < DO-D15 SR 1D DR DO-D7 WE **CLK OUT** MSTR CLK

#### PARAMETER MEASUREMENT INFORMATION

Figure 4. SMJ320C10/SMJ320C15/SMJ320E15-TLC32040M Interface Circuit

INT





Figure 5. SMJ320C10/SMJ320C15/SMJ320E15-TLC32040M Interface TIming



#### **TYPICAL CHARACTERISTICS**



† Test conditions are  $V_{CC+}$ ,  $V_{CC-}$ , and  $V_{DD}$  within recommended operating conditions, SCF clock f = 288 kHz  $\pm 2\%$ , input =  $\pm 3$ -V sinewave, and  $T_A = 25$ °C.

2.5 3 3.5 4

0.15

0.2

4.5 **SCF Clock Frequency** 

288 kHz

NOTES: A. Maximum relative delay (0 Hz to 600 Hz) =  $125 \mu s$ 

B. Maximum relative delay (600 Hz to 3000 Hz) =  $\pm 50 \,\mu s$ 

-80

-90

0.5 1 1.5 2


Normalized Frequency – kHz ×

C. Absolute delay (600 Hz to 3000 Hz) =  $700 \mu s$ 

Figure 6

#### TYPICAL CHARACTERISTICS

#### TLC32040 RECEIVE CHANNEL FILTER<sup>†</sup>



† Test conditions are VCC+, VCC-, and VDD within recommended operating conditions, SCF clock f = 288 kHz  $\pm 2\%$ , input =  $\pm 3$ -V sinewave, and TA =  $25^{\circ}$ C.

NOTES: A. Maximum relative delay (200 Hz to 600 Hz) =  $3350 \mu s$ 

- B. Maximum relative delay (600 Hz to 3000 Hz) =  $\pm 50 \mu s$
- C. Absolute delay (600 Hz to 3000 Hz) = 1230  $\mu$ s

Figure 7

#### TYPICAL CHARACTERISTICS<sup>†</sup>

#### A/D SIGNAL-TO-DISTORTION RATIO VS **INPUT SIGNAL** 80 1-kHz Input Signal With an 8-kHz Conversion Rate 70 Signal-to-Distortion Ratio - dB Gain = 4X 60 Gain = 1X 50 40 30 20 10 n 10 -50 -3 -20 -10 0 Input Signal Relative to V<sub>ref</sub> – dB

Figure 8




Figure 9

## D/A CONVERTER SIGNAL-TO-DISTORTION RATIO




Figure 10




Figure 11




### TLC32040M ANALOG INTERFACE CIRCUIT

† Test conditions are  $V_{CC-}$ ,  $V_{CC-}$ , and  $V_{DD}$  within recommended operating conditions SCF clock f = 288 kHz  $\pm 2\%$ , and  $T_A = 25$ °C.

#### TYPICAL CHARACTERISTICS<sup>†</sup>

#### ATTENUATION OF SECOND HARMONIC OF A/D INPUT



#### Figure 12

# ATTENUATION OF THIRD HARMONIC OF A/D INPUT vs





Figure 13

### ATTENUATION OF SECOND HARMONIC OF D/A INPUT



#### Figure 14

# ATTENUATION OF THIRD HARMONIC OF D/A INPUT vs




Figure 15

<sup>†</sup> Test conditions are  $V_{CC+}$ ,  $V_{CC-}$ , and  $V_{DD}$  within recommended operating conditions SCF clock f = 288 kHz  $\pm 2\%$ , and  $T_A = 25^{\circ}C$ .



#### APPLICATION INFORMATION C = 0.2 $\mu$ F, Ceramic V<sub>CC+</sub> 5 V **MSTR CLK CLKOUT FSX** FSX **REF** C DX DX **ANLG GND FSR** TMS32020/C25 FSR **BAT 42**† TLC32040/TLC32041 С DR DR TLC32042 VCC-**CLKR** SHIFT CLK **CLKX** 5 V $V_{DD}$ $0.1 \mu F$ **DGTL GND**

Figure 16. AIC Interface to SMJ32020/C25 Showing Decoupling Capacitors and Schottky Diode†

#### PRINCIPLES OF OPERATION

#### analog input

† Thomson Semiconductors

Two sets of analog inputs are provided. Normally, the IN + and IN - input set is used; however, the auxiliary input set, AUX IN+ and AUX IN-, can be used if a second input is required. Each input set can be operated in either differential or single-ended modes, since sufficient common-mode range and rejection are provided. The gain for the IN+, IN-, AUX IN+, and AUX IN- inputs can be programmed to be either 1, 2, or 4 (see Table 2). Either input circuit can be selected via software control. It is important to note that a wide dynamic range is assured by the differential internal analog architecture and by the separate analog and digital voltage supplies and grounds.

#### A/D band-pass filter, A/D band-pass filter clocking, and A/D conversion timing

The A/D band-pass filter can be selected or bypassed via software control. The frequency response of this filter is presented in the following pages. This response results when the switched-capacitor filter clock frequency is 288 kHz. Several possible options can be used to attain a 288-kHz switched-capacitor filter clock. When the filter clock frequency is not 288 kHz, the filter transfer function is frequency scaled by the ratio of the actual clock frequency to 288 kHz. The low-frequency roll-off of the high-pass section is 300 Hz.

The internal timing configuration and AIC DX data word format sections of this data sheet indicate the many options for attaining a 288-kHz band-pass switched-capacitor filter clock. These sections indicate that RX Counter A can be programmed to give a 288-kHz band-pass switched-capacitor filter clock for several master clock input frequencies.

The A/D conversion rate is then attained by frequency dividing the 288-kHz band-pass switched-capacitor filter clock with RX Counter B. Thus unwanted aliasing is prevented because the A/D conversion rate is an integral submultiple of the band-pass switched-capacitor filter sampling rate, and the two rates are synchronously locked.

#### PRINCIPLES OF OPERATION

#### A/D converter performance specifications

Fundamental performance specifications for the A/D converter circuitry are presented in the A/D converter operating characteristics section of this data sheet. The design of the A/D converter circuitry with switched-capacitor techniques provides an inherent sample and hold.

#### analog output

The analog output circuitry is an analog output power amplifier. Both noninverting and inverting amplifier outputs are brought out of the integrated circuit. This amplifier can drive transformer hybrids or low-impedance loads directly in either a differential or single-ended configuration.

#### D/A low-pass filter, D/A low-pass filter clocking, and D/A conversion timing

The frequency response of this filter is presented in the following pages. This response results when the low-pass switched-capacitor filter clock frequency is 288 kHz. Like the A/D filter, the transfer function of this filter is frequency scaled when the clock frequency is not 288 kHz. A continuous-time filter is provided on the output of the D/A low-pass filter to greatly attenuate any switched-capacitor clock feedthrough.

The D/A conversion rate is then attained by frequency dividing the 288-kHz switched-capacitor filter clock with TX Counter B. Thus, unwanted aliasing is prevented because the D/A conversion rate is an integral submultiple of the switched-capacitor low-pass filter sampling rate, and the two rates are synchronously locked.

#### asynchronous versus synchronous operation

If the transmit section of the AIC (low-pass filter and DAC) and receive section (band-pass filter and ADC) are operated asynchronously, the low-pass and band-pass filter clocks are independently generated from the master clock signal. Also, the D/A and A/D conversion rates are independently determined. If the transmit and receive sections are operated synchronously, the low-pass filter clock drives both low-pass and band-pass filters. In synchronous operation, the A/D conversion timing is derived from, and is equal to, the D/A conversion timing. (See description of WORD/BYTE in the Terminal Functions table.)

#### D/A converter performance specifications

Fundamental performance specifications for the D/A converter circuitry are presented in the D/A converter operating characteristics section of the data sheet. The D/A converter has a sample and hold that is realized with a switched-capacitor ladder.

#### system frequency response correction

(Sin x)/x correction circuitry is performed in digital signal processor software. The system frequency response can be corrected via DSP software to 0.1-dB accuracy to a band-edge of 3000 Hz for all sampling rates. This correction is accomplished with a first-order digital correction filter, which requires only seven SMJ320 instruction cycles. With a 200-ns instruction cycle, seven instructions represent an overhead factor of only 1.1% and 1.3% for sampling rates of 8 and 9.6 kHz, respectively [see the (sin x)/x correction section for more details].



#### PRINCIPLES OF OPERATION

#### serial port

The serial port has four possible modes that are described in detail in the terminal functions table. These modes are briefly described below and in the description for terminal 13, WORD/BYTE.

- 1. The transmit and receive sections are operated asynchronously, and the serial port interfaces directly with the DSP in two 8-bit bytes.
- 2. The transmit and receive sections are operated asynchronously, and the serial port interfaces directly with the SMJ320C0, SMJ320C25, and the SMJ320C30.
- 3. The transmit and receive sections are operated synchronously, and the serial port interfaces directly with the DSP in two 8-bit bytes.
- 4. The transmit and receive sections are operated synchronously, and the serial port interfaces directly with the SMJ32020, SMJ320C25, SMJ302C30, or two SN54299 serial-to-parallel shift registers, which can then interface in parallel to the SMJ320C10, SMJ320C15, SMJ320E15 to any other digital signal processor, or to external FIFO circuitry.

#### operation with internal voltage reference

The internal reference eliminates the need for an external voltage reference and provides overall circuit cost reduction. Thus the internal reference eases the design task and provides complete control over the performance of the integrated circuit. The internal reference is brought out to a pin and is available to the designer. To keep the amount of noise on the reference signal to a minimum, an external capacitor can be connected between REF and ANLG GND.

#### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated