



10-Bit, Octal-Channel ADC Up to 65MSPS

FEATURES


- **Speed and Resolution Grades:**
 - 10-bit, 65MSPS
- **Power Dissipation:**
 - 46mW/Channel at 30MSPS
 - 53mW/Channel at 40MSPS
 - 62mW/Channel at 50MSPS
 - 74mW/Channel at 65MSPS
- 61.7dBFS SNR at 10MHz IF
- **Analog Input Full-Scale Range: 2V_{PP}**
- **Low-Frequency Noise Suppression Mode**
- 6dB Overload Recovery in One Clock
- **External and Internal (Trimmed) Reference**
- **3.3V Analog Supply, 1.8V Digital Supply**
- **Single-Ended or Differential Clock:**
 - Clock Duty Cycle Correction Circuit (DCC)
- **Programmable Digital Gain: 0dB to 12dB**
- **Serialized DDR LVDS Output**
- **Programmable LVDS Current Drive, Internal Termination**
- **Test Patterns for Enabling Output Capture**
- **Straight Offset Binary or Two's Complement Output**
- **Package Options:**
 - 9mm × 9mm QFN-64

APPLICATIONS


- **Medical Imaging**
- **Wireless Base-Station Infrastructure**
- **Test and Measurement Instrumentation**

DESCRIPTION

The ADS5287 is a high-performance, low-power, octal channel analog-to-digital converter (ADC). Available in a 9mm × 9mm QFN package, with serialized low-voltage differential signaling (LVDS) outputs and a wide variety of programmable features, the ADS5287 is highly customizable for a diversity of applications and offers an unprecedented level of system integration. An application note, XAPP774 (available at www.xilinx.com) describes how to interface the serial LVDS outputs of TI's ADCs to Xilinx® field-programmable gate arrays (FPGAs). The ADS5287 is specified over the industrial temperature range of –40°C to +85°C.



PRODUCT PREVIEW

 Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Xilinx is a registered trademark of Xilinx, Inc.
All other trademarks are the property of their respective owners.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

RELATED PRODUCTS

| MODEL | RESOLUTION (BITS) | SAMPLE RATE (MSPS) | CHANNELS |
|-------------------------|-------------------|--------------------|----------|
| ADS5281 | 12 | 50 | 8 |
| ADS5282 | 12 | 65 | 8 |
| ADS5287 | 10 | 65 | 8 |
| ADS5270 | 12 | 40 | 8 |
| ADS5271 | 12 | 50 | 8 |
| ADS5272 | 12 | 65 | 8 |
| ADS5273 | 12 | 70 | 8 |
| ADS5242 | 12 | 65 | 4 |

ORDERING INFORMATION⁽¹⁾⁽²⁾

| PRODUCT | PACKAGE-LEAD | PACKAGE DESIGNATOR | SPECIFIED TEMPERATURE RANGE | PACKAGE MARKING | ORDERING NUMBER | TRANSPORT MEDIA, QUANTITY |
|---------|--------------|--------------------|-----------------------------|-----------------|-----------------|---------------------------|
| ADS5287 | QFN-64 | RGC | -40°C to +85°C | AZ5287 | ADS5287IRGCT | Tape and Reel, 250 |
| | | | | | ADS5287IRGCR | Tape and Reel, 2000 |

- (1) For the most current package and ordering information see the Package Option Addendum at the end of this document, or see the TI web site at www.ti.com.
- (2) These devices meet the following planned eco-friendly classification:
Green (RoHS and No Sb/Br): Texas Instruments defines *Green* to mean Pb-free (RoHS compatible) and free of bromine (Br)- and antimony (Sb)-based flame retardants. Refer to the [Quality and Lead-Free \(Pb-Free\) Data](#) web site for more information. These devices have a Cu NiPdAu lead/ball finish.

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

Over operating free-air temperature range, unless otherwise noted.

| | ADS5287 | UNIT |
|--|-------------------------------------|------|
| Supply voltage range, AVDD | -0.3 to +3.9 | V |
| Supply voltage range, LVDD | -0.3 to +2.2 | V |
| Voltage between AVSS and LVSS | -0.3 to +0.3 | V |
| External voltage applied to REF _T pin | -0.3 to +3 | V |
| External voltage applied to REF _B pin | -0.3 to +2 | V |
| Voltage applied to analog input pins | -0.3 to minimum [3.6, (AVDD + 0.3)] | V |
| Voltage applied to digital input pins | -0.3 to minimum [3.9, (AVDD + 0.3)] | V |
| Peak solder temperature | +260 | °C |
| Junction temperature | +125 | °C |
| Storage temperature range | -65 to +150 | °C |

- (1) Stresses above these ratings may cause permanent damage. Exposure to *absolute maximum conditions* for extended periods may degrade device reliability. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those specified is not supported.

PRODUCT PREVIEW

RECOMMENDED OPERATING CONDITIONS

| PARAMETER | ADS5287 | | | UNIT |
|---|---------|------------------------|----------|-----------------|
| | MIN | TYP | MAX | |
| SUPPLIES, ANALOG INPUTS, AND REFERENCE VOLTAGES | | | | |
| AVDD Analog supply voltage | 3.0 | 3.3 | 3.6 | V |
| LVDD Digital supply voltage | 1.7 | 1.8 | 1.9 | V |
| Differential input voltage range | | 2 | | V _{PP} |
| Input common-mode voltage | | V _{CM} ± 0.05 | | V |
| REF _T External reference mode | | 2.5 | | V |
| REF _B External reference mode | | 0.5 | | V |
| CLOCK INPUTS | | | | |
| ADCLK input sample rate 1/ t _c | 10 | | 50, 65 | MSPS |
| Input clock amplitude differential (V _{CLKP} –V _{CLKN}) peak-to-peak | | | | |
| Sine wave, ac-coupled | | 3.0 | | V _{PP} |
| LVPECL, ac-coupled | | 1.6 | | V _{PP} |
| LVDS, ac-coupled | | 0.7 | | V _{PP} |
| Input clock CMOS, single-ended (V _{CLKP}) | | | | |
| V _{IL} | | | 0.6 | V |
| V _{IH} | 2.2 | | | V |
| Input clock duty cycle | | 50 | | % |
| DIGITAL OUTPUTS | | | | |
| ADCLK _P and ADCLK _N outputs (LVDS) | 10 | 1x (sample rate) | 50, 65 | MHz |
| LCLK _P and LCLK _N outputs (LVDS) | 60 | 6x (sample rate) | 300, 390 | MHz |
| C _{LOAD} Maximum external capacitance from each pin to LVSS | | 5 | | pF |
| R _{LOAD} Differential load resistance between the LVDS output pairs | | 100 | | Ω |
| T _A Operating free-air temperature | –40 | | +85 | °C |

INITIALIZATION REGISTERS

After the device has been powered up, the following registers must be written to (in the exact order listed) through the serial interface as part of an initialization sequence.

| | ADDRESS (hex) | DATA (hex) |
|---------------------------|---------------|------------|
| Initialization register 1 | 03 | 0002 |
| Initialization register 2 | 01 | 0010 |
| Initialization register 3 | C7 | 8001 |
| Initialization register 4 | DE | 01C0 |

If the analog input is ac-coupled, register 5 must be written to.

| | ADDRESS (hex) | DATA (hex) |
|---------------------------|---------------|------------|
| Initialization register 5 | E2 | 00C0 |

Initializing these registers configures the device for the most optimum mode of operation.

DIGITAL CHARACTERISTICS

DC specifications refer to the condition where the digital outputs are not switching, but are permanently at a valid logic level '0' or '1'. At $C_{LOAD} = 5\text{pF}^{(1)}$, $I_{OUT} = 3.5\text{mA}^{(2)}$, $R_{LOAD} = 100\Omega^{(2)}$, and no internal termination, unless otherwise noted.

| PARAMETER | TEST CONDITIONS | ADS5287 | | | UNIT |
|---|--|---------|------|-----|---------------|
| | | MIN | TYP | MAX | |
| DIGITAL INPUTS | | | | | |
| High-level input voltage | | 1.4 | | | V |
| Low-level input voltage | | | | 0.3 | V |
| High-level input current | | | 33 | | μA |
| Low-level input current | | | -33 | | μA |
| Input capacitance | | | 3 | | pF |
| LVDS OUTPUTS | | | | | |
| High-level output voltage | | | 1375 | | mV |
| Low-level output voltage | | | 1025 | | mV |
| Output differential voltage, $ V_{OD} $ | | | 350 | | mV |
| V_{OS} output offset voltage | Common-mode voltage of OUT_P and OUT_N | | 1200 | | mV |
| Output capacitance | Output capacitance inside the device, from either output to ground | | 2 | | pF |

- (1) C_{LOAD} is the effective external single-ended load capacitance between each output pin and ground.
 (2) I_{OUT} refers to the LVDS buffer current setting; R_{LOAD} is the differential load resistance between the LVDS output pair.

ELECTRICAL CHARACTERISTICS

Typical values at +25°C. Minimum and maximum values are measured across the specified temperature range of $T_{MIN} = -40^{\circ}\text{C}$ to $T_{MAX} = +85^{\circ}\text{C}$, AVDD = 3.3V, LVDD = 1.8V, clock frequency = 10MSPS to 65MSPS, 50% clock duty cycle, –1dBFS differential analog input, internal reference mode, I_{SET} resistor = 56.2k Ω , and LVDS buffer current setting = 3.5mA, unless otherwise noted. Typical values at +25°C.

| PARAMETER | TEST CONDITIONS | ADS5287 | | | UNIT |
|------------------------------------|---|--|-------------------|-------|----------------------------------|
| | | MIN | TYP | MAX | |
| INTERNAL REFERENCE VOLTAGES | | | | | |
| V_{REFB} | Reference bottom | | 0.5 | | V |
| V_{REFT} | Reference top | | 2.5 | | V |
| | $V_{REFT} - V_{REFB}$ | 1.95 | 2.0 | 2.05 | V |
| V_{CM} | Common-mode voltage (internal) | 1.425 | 1.5 | 1.575 | V |
| | V_{CM} output current | | ± 2 | | mA |
| EXTERNAL REFERENCE VOLTAGES | | | | | |
| V_{REFB} | Reference bottom | 0.4 | 0.5 | 0.6 | V |
| V_{REFT} | Reference top | 2.4 | 2.5 | 2.6 | V |
| | $V_{REFT} - V_{REFB}$ | 1.9 | 2.0 | 2.1 | V |
| ANALOG INPUT | | | | | |
| | Differential input voltage range | | 2.0 | | V_{PP} |
| | Differential input capacitance | | 3 | | pF |
| | Analog input bandwidth | | 520 | | MHz |
| | Analog input common-mode range | DC-coupled input | $V_{CM} \pm 0.05$ | | V |
| | Analog input common-mode current | Per input pin per MSPS of sampling speed | 2.5 | | $\mu\text{A}/\text{MHz}$ per pin |
| | Voltage overload recovery time | Recovery from 6dB overload to within 1% accuracy | 1 | | Clock cycle |
| | Voltage overload recovery repeatability | Standard deviation seen on a periodic first data within full-scale range in a 6dB overloaded sine wave | 1 | | LSB |
| DC ACCURACY | | | | | |
| | Offset error | –1.25 | ± 0.2 | +1.25 | %FS |
| | Offset error temperature coefficient ⁽¹⁾ | | ± 5 | | ppm/ $^{\circ}\text{C}$ |
| | Channel gain error | Excludes error in internal reference | –0.8 | | %FS |
| | Channel gain error temperature coefficient | Excludes temperature coefficient of internal reference | ± 10 | | ppm/ $^{\circ}\text{C}$ |
| | Internal reference error temperature coefficient ⁽²⁾ | | ± 15 | | ppm/ $^{\circ}\text{C}$ |
| DC PSRR | DC power-supply rejection ratio ⁽³⁾ | | 1.5 | | mV/V |
| POWER-DOWN MODES | | | | | |
| | Power in complete power-down mode | | 45 | | mW |
| | Power in partial power-down mode | Clock at 65MSPS | 135 | | mW |
| | Power with no clock | | 88 | | mW |
| DYNAMIC PERFORMANCE | | | | | |
| | Crosstalk | 5MHz full-scale signal applied to seven channels, measurement taken on channel with no input signal | –90 | | dBc |
| | Two-tone, third-order intermodulation distortion | $f_1 = 9.5\text{MHz}$ at –7dBFS $f_2 = 10.2\text{MHz}$ at –7dBFS | –92 | | dBFS |
| DC ACCURACY | | | | | |
| | No missing codes | | Assured | | |
| DNL | Differential nonlinearity | –0.5 | ± 0.1 | +0.5 | LSB |
| INL | Integral nonlinearity | –1 | ± 0.1 | +1 | LSB |

(1) The offset temperature coefficient in ppm/ $^{\circ}\text{C}$ is defined as $(O_1 - O_2) \times 10^6 / (T_1 - T_2) / 1024$, where O_1 and O_2 are the offset codes in LSB at the two extreme temperatures, T_1 and T_2 .

(2) The internal reference temperature coefficient is defined as $(REF_1 - REF_2) \times 10^6 / (T_1 - T_2) / 2$, where REF_1 and REF_2 are the internal reference voltages ($REF_T - REF_B$) at the two extreme temperatures, T_1 and T_2 .

(3) DC PSRR is defined as the ratio of the change in the ADC output (expressed in mV) to the change in supply voltage (in volts).

ELECTRICAL CHARACTERISTICS (continued)

Typical values at +25°C. Minimum and maximum values are measured across the specified temperature range of T_{MIN} = –40°C to T_{MAX} = +85°C, AVDD = 3.3V, LVDD = 1.8V, clock frequency = 10MSPS to 65MSPS, 50% clock duty cycle, –1dBFS differential analog input, internal reference mode, I_{SET} resistor = 56.2kΩ, and LVDS buffer current setting = 3.5mA, unless otherwise noted. Typical values at +25°C.

| PARAMETER | | TEST CONDITIONS | ADS5287 | | | UNIT |
|---|--------------------------------|--|---------|------|-----|------|
| | | | MIN | TYP | MAX | |
| POWER SUPPLY—INTERNAL REFERENCE MODE | | | | | | |
| IAVDD | Analog supply current | | | 139 | TBD | mA |
| ILVDD | Digital current | Zero input to all channels | | 87 | TBD | mA |
| | Total power | | | 615 | TBD | mW |
| | Incremental power saving | Obtained on powering down one channel at a time | | 61 | | mW |
| POWER SUPPLY—EXTERNAL REFERENCE MODE | | | | | | |
| IAVDD | Analog supply current | | | 132 | | mA |
| ILVDD | Digital current | Zero input to all channels | | 87 | | mA |
| | Total power | | | 592 | | mW |
| | Incremental power saving | Obtained on powering down one channel at a time | | 59 | | mW |
| EXTERNAL REFERENCE LOADING | | | | | | |
| | Switching current | Current drawn by the eight ADCs from the external reference voltages; sourcing for REF _T , sinking for REF _B . | | 3.5 | | mA |
| DYNAMIC CHARACTERISTICS | | | | | | |
| SFDR | Spurious-free dynamic range | f _{IN} = 5MHz, single-ended clock | 73 | 85 | | dBc |
| | | f _{IN} = 30MHz, differential clock | | 80 | | dBc |
| HD2 | Magnitude of second harmonic | f _{IN} = 5MHz, single-ended clock | 73 | 85 | | dBc |
| | | f _{IN} = 30MHz, differential clock | | 82 | | dBc |
| HD3 | Magnitude of third harmonic | f _{IN} = 5MHz, single-ended clock | 73 | 85 | | dBc |
| | | f _{IN} = 30MHz, differential clock | | 80 | | dBc |
| THD | Total harmonic distortion | f _{IN} = 5MHz, single-ended clock | 70 | 80 | | dBc |
| | | f _{IN} = 30MHz, differential clock | | 78 | | dBc |
| SNR | Signal-to-noise ratio | f _{IN} = 5MHz, single-ended clock | 60.5 | 61.7 | | dBc |
| | | f _{IN} = 30MHz, differential clock | | 61.7 | | dBc |
| SINAD | Signal-to-noise and distortion | f _{IN} = 5MHz, single-ended clock | 60.4 | 61.6 | | dBc |
| | | f _{IN} = 30MHz, differential clock | | 61.6 | | dBc |

PRODUCT PREVIEW

PIN CONFIGURATION

QFN-64 PowerPAD
TOP VIEW




Table 1. PIN DESCRIPTIONS: QFN-64


| PIN NAME | DESCRIPTION | PIN NUMBER | # OF PINS |
|--------------------|--|-------------------------|-----------|
| ADCLK _N | LVDS frame clock (1X)—negative output | 24 | 1 |
| ADCLK _P | LVDS frame clock (1X)—positive output | 23 | 1 |
| AVDD | Analog power supply, 3.3V | 49, 50, 57, 60 | 4 |
| AVSS | Analog ground | 3, 6, 9, 37, 40, 43, 46 | 7 |
| CLK _N | Negative differential clock input Tie CLK _N to 0V for a single-ended clock | 59 | 1 |
| CLK _P | Positive differential clock input | 58 | 1 |
| CS | Serial enable chip select—active low digital input | 61 | 1 |
| IN1 _N | Negative differential input signal, channel 1 | 2 | 1 |
| IN1 _P | Positive differential input signal, channel 1 | 1 | 1 |
| IN2 _N | Negative differential input signal, channel 2 | 5 | 1 |
| IN2 _P | Positive differential input signal, channel 2 | 4 | 1 |
| IN3 _N | Negative differential input signal, channel 3 | 8 | 1 |
| IN3 _P | Positive differential input signal, channel 3 | 7 | 1 |
| IN4 _N | Negative differential input signal, channel 4 | 11 | 1 |
| IN4 _P | Positive differential input signal, channel 4 | 10 | 1 |

PRODUCT PREVIEW

Table 1. PIN DESCRIPTIONS: QFN-64 (continued)


| PIN NAME | DESCRIPTION | PIN NUMBER | # OF PINS |
|-------------------|---|------------|-----------|
| IN5 _N | Negative differential input signal, channel 5 | 39 | 1 |
| IN5 _P | Positive differential input signal, channel 5 | 38 | 1 |
| IN6 _N | Negative differential input signal, channel 6 | 42 | 1 |
| IN6 _P | Positive differential input signal, channel 6 | 41 | 1 |
| IN7 _N | Negative differential input signal, channel 7 | 45 | 1 |
| IN7 _P | Positive differential input signal, channel 7 | 44 | 1 |
| IN8 _N | Negative differential input signal, channel 8 | 48 | 1 |
| IN8 _P | Positive differential input signal, channel 8 | 47 | 1 |
| INT/EXT | Internal/external reference mode select input | 56 | 1 |
| I _{SET} | Bias pin—56.2kΩ to ground | 51 | 1 |
| LCLK _N | LVDS bit clock (6X)—negative output | 26 | 1 |
| LCLK _P | LVDS bit clock (6X)—positive output | 25 | 1 |
| LVDD | Digital and I/O power supply, 1.8V | 35 | 1 |
| LVSS | Digital ground | 12, 14, 36 | 3 |
| OUT1 _N | LVDS channel 1—negative output | 16 | 1 |
| OUT1 _P | LVDS channel 1—positive output | 15 | 1 |
| OUT2 _N | LVDS channel 2—negative output | 18 | 1 |
| OUT2 _P | LVDS channel 2—positive output | 17 | 1 |
| OUT3 _N | LVDS channel 3—negative output | 20 | 1 |
| OUT3 _P | LVDS channel 3—positive output | 19 | 1 |
| OUT4 _N | LVDS channel 4—negative output | 22 | 1 |
| OUT4 _P | LVDS channel 4—positive output | 21 | 1 |
| OUT5 _N | LVDS channel 5—negative output | 28 | 1 |
| OUT5 _P | LVDS channel 5—positive output | 27 | 1 |
| OUT6 _N | LVDS channel 6—negative output | 30 | 1 |
| OUT6 _P | LVDS channel 6—positive output | 29 | 1 |
| OUT7 _N | LVDS channel 7—negative output | 32 | 1 |
| OUT7 _P | LVDS channel 7—positive output | 31 | 1 |
| OUT8 _N | LVDS channel 8—negative output | 34 | 1 |
| OUT8 _P | LVDS channel 8—positive output | 33 | 1 |
| PD | Power-down input | 13 | 1 |
| REF _B | Negative reference input/output | 54 | 1 |
| REF _T | Positive reference input/output | 55 | 1 |
| RESET | Active low RESET input | 64 | 1 |
| SCLK | Serial clock input | 63 | 1 |
| SDATA | Serial data input | 62 | 1 |
| TP | Test pin, do not use | 52 | 1 |
| V _{CM} | Common-mode output pin, 1.5V output | 53 | 1 |

FUNCTIONAL BLOCK DIAGRAM




PRODUCT PREVIEW

LVDS TIMING DIAGRAM



DEFINITION OF SETUP AND HOLD TIMES



$t_{SU} = \min(t_{SU1}, t_{SU2})$

$t_H = \min(t_{H1}, t_{H2})$

TIMING CHARACTERISTICS⁽¹⁾

| PARAMETER | TEST CONDITIONS | ADS5287 | | | UNIT |
|--------------------------|---|---------|----------|-----|--------------|
| | | MIN | TYP | MAX | |
| t_A Aperture delay | | 1.5 | | 4.5 | ns |
| Aperture delay variation | Channel-to-channel within the same device (3 σ) | | ± 20 | | ps |
| t_J Aperture jitter | | | 400 | | fs |
| t_{WAKE} Wake-up time | Time to valid data after coming out of COMPLETE POWER-DOWN mode | | 50 | | μ s |
| | Time to valid data after coming out of PARTIAL POWER-DOWN mode (with clock continuing to run during power-down) | | 2 | | μ s |
| | Time to valid data after stopping and restarting the input clock | | 40 | | μ s |
| Data latency | | | 12 | | Clock cycles |

(1) Timing parameters are ensured by design and characterization; not production tested.

LVDS OUTPUT TIMING CHARACTERISTICS⁽¹⁾

Typical values are at +25°C, minimum and maximum values are measured across the specified temperature range of $T_{MIN} = -40^{\circ}C$ to $T_{MAX} = +85^{\circ}C$, sampling frequency = as specified, $C_{LOAD} = 5pF$ ⁽²⁾, $I_{OUT} = 3.5mA$, $R_{LOAD} = 100\Omega$ ⁽³⁾, and no internal termination, unless otherwise noted.

| PARAMETER | TEST CONDITIONS ⁽⁴⁾ | ADS5287 | | | | | | | | | UNIT | | |
|----------------------------------|--|---|-----|------|--------|------|------|--------|------|------|------|-----|--------|
| | | 40MSPS | | | 50MSPS | | | 65MSPS | | | | | |
| | | MIN | TYP | MAX | MIN | TYP | MAX | MIN | TYP | MAX | | | |
| t_{SU} | Data setup time ⁽⁵⁾ | Data valid ⁽⁶⁾ to zero-crossing of LCLK _p | | 0.67 | | | 0.47 | | | 0.27 | | | ns |
| t_{H} | Data hold time ⁽⁵⁾ | Zero-crossing of LCLK _p to data becoming invalid ⁽⁶⁾ | | 0.85 | | | 0.65 | | | 0.4 | | | ns |
| t_{PROP} | Clock propagation delay | Input clock (ADCLK) rising edge cross-over to output clock (ADCLK _p) rising edge cross-over | | 10 | 14 | 16.6 | 10 | 12.5 | 14.1 | 9.7 | 11.5 | 14 | ns |
| | LVDS bit clock duty cycle | Duty cycle of differential clock, (LCLK _p – LCLK _N) | | 45.5 | 50 | 53 | 45 | 50 | 53.5 | 41 | 50 | 57 | |
| | Bit clock cycle-to-cycle jitter | | | | 250 | | | 250 | | | 250 | | ps, pp |
| | Frame clock cycle-to-cycle jitter | | | | 150 | | | 150 | | | 150 | | ps, pp |
| t_{RISE} , t_{FALL} | Data rise time, data fall time | Rise time is from –100mV to +100mV Fall time is from +100mV to –100mV | | 0.09 | 0.2 | 0.4 | 0.09 | 0.2 | 0.4 | 0.09 | 0.2 | 0.4 | ns |
| $t_{CLKRISE}$, $t_{CLKFALL}$ | Output clock rise time, output clock fall time | Rise time is from –100mV to +100mV Fall time is from +100mV to –100mV | | 0.09 | 0.2 | 0.4 | 0.09 | 0.2 | 0.4 | 0.09 | 0.2 | 0.4 | ns |

- (1) Timing parameters are ensured by design and characterization; not production tested.
- (2) C_{LOAD} is the effective external single-ended load capacitance between each output pin and ground.
- (3) I_{OUT} refers to the LVDS buffer current setting; R_{LOAD} is the differential load resistance between the LVDS output pair.
- (4) Measurements are done with a transmission line of 100Ω characteristic impedance between the device and the load.
- (5) Setup and hold time specifications take into account the effect of jitter on the output data and clock. These specifications also assume that data and clock paths are perfectly matched within the receiver. Any mismatch in these paths within the receiver would appear as reduced timing margin.
- (6) Data valid refers to a logic high of +100mV and a logic low of –100mV.


LVDS OUTPUT TIMING CHARACTERISTICS⁽¹⁾

Typical values are at +25°C, minimum and maximum values are measured across the specified temperature range of $T_{MIN} = -40^{\circ}C$ to $T_{MAX} = +85^{\circ}C$, sampling frequency = as specified, $C_{LOAD} = 5pF$ ⁽²⁾, $I_{OUT} = 3.5mA$, $R_{LOAD} = 100\Omega$ ⁽³⁾, and no internal termination, unless otherwise noted.

| PARAMETER | TEST CONDITIONS ⁽⁴⁾ | ADS5287 | | | | | | | | | UNIT | | |
|----------------------------------|--|---|-----|------|--------|------|------|--------|------|------|------|------|--------|
| | | 30MSPS | | | 20MSPS | | | 10MSPS | | | | | |
| | | MIN | TYP | MAX | MIN | TYP | MAX | MIN | TYP | MAX | | | |
| t_{SU} | Data setup time ⁽⁵⁾ | Data valid ⁽⁶⁾ to zero-crossing of LCLK _p | | 0.8 | | | 1.5 | | | 3.7 | | | ns |
| t_{H} | Data hold time ⁽⁵⁾ | Zero-crossing of LCLK _p to data becoming invalid ⁽⁶⁾ | | 1.2 | | | 1.9 | | | 3.9 | | | ns |
| t_{PROP} | Clock propagation delay | Input clock (ADCLK) rising edge cross-over to output clock (ADCLK _p) rising edge cross-over | | 9.5 | 13.5 | 17.3 | 9.5 | 14.5 | 17.3 | 10 | 14.7 | 17.1 | ns |
| | LVDS bit clock duty cycle | Duty cycle of differential clock, (LCLK _p – LCLK _N) | | 46.5 | 50 | 52 | 48 | 50 | 51 | 49 | 50 | 51 | |
| | Bit clock cycle-to-cycle jitter | | | | 250 | | | 250 | | | 750 | | ps, pp |
| | Frame clock cycle-to-cycle jitter | | | | 150 | | | 150 | | | 500 | | ps, pp |
| t_{RISE} , t_{FALL} | Data rise time, data fall time | Rise time is from –100mV to +100mV Fall time is from +100mV to –100mV | | 0.09 | 0.2 | 0.4 | 0.09 | 0.2 | 0.4 | 0.09 | 0.2 | 0.4 | ns |
| $t_{CLKRISE}$, $t_{CLKFALL}$ | Output clock rise time, output clock fall time | Rise time is from –100mV to +100mV Fall time is from +100mV to –100mV | | 0.09 | 0.2 | 0.4 | 0.09 | 0.2 | 0.4 | 0.09 | 0.2 | 0.4 | ns |

- (1) Timing parameters are ensured by design and characterization; not production tested.
- (2) C_{LOAD} is the effective external single-ended load capacitance between each output pin and ground.
- (3) I_{OUT} refers to the LVDS buffer current setting; R_{LOAD} is the differential load resistance between the LVDS output pair.
- (4) Measurements are done with a transmission line of 100Ω characteristic impedance between the device and the load.
- (5) Setup and hold time specifications take into account the effect of jitter on the output data and clock. These specifications also assume that data and clock paths are perfectly matched within the receiver. Any mismatch in these paths within the receiver would appear as reduced timing margin.
- (6) Data valid refers to a logic high of +100mV and a logic low of –100mV.

RECOMMENDED POWER-UP SEQUENCING AND RESET TIMING⁽¹⁾




$10\mu\text{s} < t_1 < 50\text{ms}$, $10\mu\text{s} < t_2 < 50\text{ms}$, $-10\text{ms} < t_3 < 10\text{ms}$, $t_4 > 10\text{ms}$, $t_5 > 100\text{ns}$, $t_6 > 100\text{ns}$, $t_7 > 10\text{ms}$, and $t_8 > 100\mu\text{s}$.

(1) The AVDD and LVDD power-on sequence does not matter as long as $-10\text{ms} < t_3 < 10\text{ms}$. Similar considerations apply while shutting down the device.

(2) Write initialization registers listed in the [Initialization Registers](#) table.

POWER-DOWN TIMING



Power-up time shown is based on $1\mu\text{F}$ bypass capacitors on the reference pins. t_{WAKE} is the time it takes for the device to wake up completely from power-down mode. The ADS5287 has two power-down modes: complete power-down mode and partial power-down mode. The device can be configured in partial power-down mode through a register setting.

$t_{\text{WAKE}} < 50\mu\text{s}$ for complete power-down mode.

$t_{\text{WAKE}} < 2\mu\text{s}$ for partial power-down mode (provided the clock is not shut off during power-down).

SERIAL INTERFACE

The ADS5287 has a set of internal registers that can be accessed through the serial interface formed by pins \overline{CS} (chip select, active low), SCLK (serial interface clock), and SDATA (serial interface data). When \overline{CS} is low, the following actions occur:

- Serial shift of bits into the device is enabled
- SDATA (serial data) is latched at every rising edge of SCLK
- SDATA is loaded into the register at every 24th SCLK rising edge

If the word length exceeds a multiple of 24 bits, the excess bits are ignored. Data can be loaded in multiples of 24-bit words within a single active \overline{CS} pulse. The first eight bits form the register address and the remaining 16 bits form the register data. The interface can work with SCLK frequencies from 20MHz down to very low speeds (a few hertz) and also with a non-50% SCLK duty cycle.


Register Initialization

After power-up, the internal registers **must** be initialized to the respective default values. Initialization can be done in one of two ways:

1. Through a hardware reset, by applying a low-going pulse on the \overline{RESET} pin; or
2. Through a software reset; using the serial interface, set the RST bit high. Setting this bit initializes the internal registers to the respective default values and then self-resets the RST bit low. In this case, the \overline{RESET} pin stays high (inactive).

After all registers have been initialized to the respective default values through a RESET operation, the registers detailed in the [Initialization Registers](#) table must be written into. The write process must be done after every hardware or software RESET operation in order to configure the device for the best mode of operation.

SERIAL INTERFACE TIMING



| PARAMETER | DESCRIPTION | ADS5287 | | | UNIT |
|-----------|---|---------|-----|-----|------|
| | | MIN | TYP | MAX | |
| t_1 | SCLK period | 50 | | | ns |
| t_2 | SCLK high time | 20 | | | ns |
| t_3 | SCLK low time | 20 | | | ns |
| t_4 | Data setup time | 5 | | | ns |
| t_5 | Data hold time | 5 | | | ns |
| t_6 | \overline{CS} fall to SCLK rise | 8 | | | ns |
| t_7 | Time between last SCLK rising edge to \overline{CS} rising edge | 8 | | | ns |

SERIAL REGISTER MAP

Table 2. SUMMARY OF FUNCTIONS SUPPORTED BY SERIAL INTERFACE (1)(2)(3)(4)

| ADDRESS IN HEX | D15 | D14 | D13 | D12 | D11 | D10 | D9 | D8 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | NAME | DESCRIPTION | DEFAULT |
|----------------|-----|-----|-----|-----|-----|-----|----|----|----|----|----|----|----|----|----|----|--------------------|---|-----------------------------------|
| 00 | | | | | | | | | | | | | | | | X | RST | Self-clearing software RESET. | Inactive |
| 0F | | | | | | | | | X | X | X | X | X | X | X | X | PDN_CH<8:1> | Channel-specific ADC power-down mode. | Inactive |
| | | | | | | | | X | | | | | | | | | PDN_PARTIAL | Partial power-down mode (fast recovery from power-down). | Inactive |
| | | | | | | | X | | | | | | | | | | PDN_COMPLETE | Register mode for complete power-down (slower recovery). | Inactive |
| | | | | | X | | | | | | | | | | | | PDN_PIN_CFG | Configures the PD pin for partial power-down mode. | Complete power-down |
| 11 | | | | | | | | | | | | | | X | X | X | ILVDS_LCLK<2:0> | LVDS current drive programmability for LCLK _N and LCLK _P pins. | 3.5mA drive |
| | | | | | | | | | X | X | X | | | | | | ILVDS_FRAME <2:0> | LVDS current drive programmability for ADCLK _N and ADCLK _P pins. | 3.5mA drive |
| | | | | | X | X | X | | | | | | | | | | ILVDS_DAT<2:0> | LVDS current drive programmability for OUT _N and OUT _P pins. | 3.5mA drive |
| 12 | | X | | | | | | | | | | | | | | | EN_LVDS_TERM | Enables internal termination for LVDS buffers. | Termination disabled |
| | | 1 | | | | | | | | | | | | X | X | X | TERM_LCLK<2:0> | Programmable termination for LCLK _N and LCLK _P buffers. | Termination disabled |
| | | 1 | | | | | | | X | X | X | | | | | | TERM_FRAME <2:0> | Programmable termination for ADCLK _N and ADCLK _P buffers. | Termination disabled |
| | | 1 | | | X | X | X | | | | | | | | | | TERM_DAT<2:0> | Programmable termination for OUT _N and OUT _P buffers. | Termination disabled |
| 14 | | | | | | | | X | X | X | X | X | X | X | X | X | LFNS_CH<8:1> | Channel-specific, low-frequency noise suppression mode enable. | Inactive |
| 24 | | | | | | | | X | X | X | X | X | X | X | X | X | INVERT_CH<8:1> | Swaps the polarity of the analog input pins electrically. | IN _P is positive input |
| 25 | | | | | | | | | X | 0 | 0 | | | | | | EN_RAMP | Enables a repeating full-scale ramp pattern on the outputs. | Inactive |
| | | | | | | | | | 0 | X | 0 | | | | | | DUALCUSTOM_PAT | Enables the mode wherein the output toggles between two defined codes. | Inactive |
| | | | | | | | | | 0 | 0 | X | | | | | | SINGLE_CUSTOM_PAT | Enables the mode wherein the output is a constant specified code. | Inactive |
| | | | | | | | | | | | | | | | X | X | BITS_CUSTOM1 <9:8> | 2MSBs for a single custom pattern (and for the first code of the dual custom pattern). <9> is the MSB. | Inactive |
| | | | | | | | | | | | | | X | X | | | BITS_CUSTOM2 <9:8> | 2MSBs for the second code of the dual custom pattern. | Inactive |
| 26 | X | X | X | X | X | X | X | X | | | | | | | | | BITS_CUSTOM1 <7:0> | 8 lower bits for the single custom pattern (and for the first code of the dual custom pattern). <0> is the LSB. | Inactive |
| 27 | X | X | X | X | X | X | X | X | | | | | | | | | BITS_CUSTOM2 <7:0> | 8 lower bits for the second code of the dual custom pattern. | Inactive |
| 2A | | | | | | | | | | | | | X | X | X | X | GAIN_CH1<3:0> | Programmable gain channel 1. | 0dB gain |
| | | | | | | | | | X | X | X | X | | | | | GAIN_CH2<3:0> | Programmable gain channel 2. | 0dB gain |
| | | | | | X | X | X | X | | | | | | | | | GAIN_CH3<3:0> | Programmable gain channel 3. | 0dB gain |
| | X | X | X | X | | | | | | | | | | | | | GAIN_CH4<3:0> | Programmable gain channel 4. | 0dB gain |
| 2B | X | X | X | X | | | | | | | | | | | | | GAIN_CH5<3:0> | Programmable gain channel 5. | 0dB gain |
| | | | | | X | X | X | X | | | | | | | | | GAIN_CH6<3:0> | Programmable gain channel 6. | 0dB gain |
| | | | | | | | | | X | X | X | X | | | | | GAIN_CH7<3:0> | Programmable gain channel 7. | 0dB gain |
| | | | | | | | | | | | | | X | X | X | X | GAIN_CH8<3:0> | Programmable gain channel 8. | 0dB gain |

- (1) The unused bits in each register (identified as blank table cells) must be programmed as '0'.
- (2) X = Register bit referenced by the corresponding name and description (default is 0).
- (3) Bits marked as '0' should be forced to 0, and bits marked as '1' should be forced to 1 when the particular register is programmed.
- (4) Multiple functions in a register should be programmed in a single write operation.

PRODUCT PREVIEW

Table 2. SUMMARY OF FUNCTIONS SUPPORTED BY SERIAL INTERFACE (continued)

| ADDRESS IN HEX | D15 | D14 | D13 | D12 | D11 | D10 | D9 | D8 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | NAME | DESCRIPTION | DEFAULT |
|----------------|-----|-----|-----|-----|-----|-----|----|----|----|----|----|----|----|----|----|----|----------------|--|---|
| 42 | 1 | | | | | | | | | | | | | | | X | DIFF_CLK | Differential clock mode. | Single-ended clock |
| | 1 | | | | | | | | | | | | | X | | | EN_DCC | Enables the duty-cycle correction circuit. | Disabled |
| | 1 | | | | | | | | | | | | X | | | | EXT_REF_VCM | Drives the external reference mode through the V _{CM} pin. | External reference drives REF _T and REF _B |
| | 1 | | | | | | | | | X | X | | | | | | PHASE_DDR<1:0> | Controls the phase of LCLK output relative to data. | 90 degrees |
| 45 | | | | | | | | | | | | | | | 0 | X | PAT_DESKEW | Enables deskew pattern mode. | Inactive |
| | | | | | | | | | | | | | | | X | 0 | PAT_SYNC | Enables sync pattern mode. | Inactive |
| 46 | 1 | | | | | | 1 | | | | | | | X | | | BTC_MODE | Binary two's complement format for ADC output. | Straight offset binary |
| | 1 | | | | | | 1 | | | | | | X | | | | MSB_FIRST | Serialized ADC output comes out MSB-first. | LSB-first output |
| | 1 | | | | | | 1 | | | | | X | | | | | EN_SDR | Enables SDR output mode (LCLK becomes a 12x input clock). | DDR output mode |
| | 1 | | X | | | | 1 | | | | | 1 | | | | | FALL_SDR | Controls whether the LCLK rising or falling edge comes in the middle of the data window when operating in SDR output mode. | Rising edge of LCLK in middle of data window |

SUMMARY OF FEATURES

| FEATURES | DEFAULT | SELECTION | POWER IMPACT (relative to default) AT f _S = 65MSPS |
|---|-----------------------------------|---------------------|---|
| ANALOG FEATURES | | | |
| Internal or external reference (driven on the REF _T and REF _B pins) | N/A | Pin | Internal reference mode takes approximately 23mW more power on AVDD |
| External reference driven on the V _{CM} pin | Off | Register 42 | Approximately 9mW less power on AVDD |
| Duty cycle correction circuit | Off | Register 42 | Approximately 7mW more power on AVDD |
| Low-frequency noise suppression | Off | Register 14 | With zero input to the ADC, low-frequency noise suppression causes digital switching at f _S /2, thereby increasing LVDD power by approximately 7mW/channel |
| Single-ended or differential clock | Single-ended | Register 42 | Differential clock mode takes approximately 7mW more power on AVDD |
| Power-down mode | Off | Pin and register 0F | Refer to the <i>Power-Down Modes</i> section in the Electrical Characteristics table |
| DIGITAL FEATURES | | | |
| Programmable digital gain (0dB to 12dB) | 0dB | Registers 2A and 2B | No difference |
| Straight offset or BTC output | Straight offset | Register 46 | No difference |
| Swap polarity of analog input pins | Off | Register 24 | No difference |
| LVDS OUTPUT PHYSICAL LAYER | | | |
| LVDS internal termination | Off | Register 12 | Approximately 7mW more power on AVDD |
| LVDS current programmability | 3.5mA | Register 11 | As per LVDS clock and data buffer current setting |
| LVDS OUTPUT TIMING | | | |
| LSB- or MSB-first output | LSB-first | Register 46 | No difference |
| DDR or SDR output | DDR | Register 46 | SDR mode takes approximately 2mW more power on LVDD (at f _S = 30MSPS) |
| LCLK phase relative to data output | Refer to Figure 1 | Register 42 | No difference |

DESCRIPTION OF SERIAL REGISTERS

SOFTWARE RESET

| ADDRESS IN HEX | D15 | D14 | D13 | D12 | D11 | D10 | D9 | D8 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | NAME |
|----------------|-----|-----|-----|-----|-----|-----|----|----|----|----|----|----|----|----|----|----|------|
| 00 | | | | | | | | | | | | | | | | X | RST |

Software reset is applied when the RST bit is set to '1'; setting this bit resets all internal registers and self-clears to '0'.

POWER-DOWN MODES

| ADDRESS IN HEX | D15 | D14 | D13 | D12 | D11 | D10 | D9 | D8 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | NAME |
|----------------|-----|-----|-----|-----|-----|-----|----|----|----|----|----|----|----|----|----|----|--------------|
| 0F | | | | | | | | | X | X | X | X | X | X | X | X | PDN_CH<8:1> |
| | | | | | | | | X | | | | | | | | | PDN_PARTIAL |
| | | | | | | 0 | X | | | | | | | | | | PDN_COMPLETE |
| | | | | | | X | 0 | | | | | | | | | | PDN_PIN_CFG |

Each of the eight channels can be individually powered down. PDN_CH<N> controls the power-down mode for the ADC channel <N>.

In addition to channel-specific power-down, the ADS5287 also has two global power-down modes—partial power-down mode and complete power-down mode. Partial power-down mode partially powers down the chip; recovery from this mode is much quicker, provided that the clock has been running for at least 50µs before exiting this mode. Complete power-down mode, on the other hand, completely powers down the chip, and involves a much longer recovery time.

In addition to programming the device for either of these two power-down modes (through either the PDN_PARTIAL or PDN_COMPLETE bits, respectively), the PD pin itself can be configured as either a partial power-down pin or a complete power-down pin control. For example, if PDN_PIN_CFG = 0 (default), when the PD pin is high, the device enters complete power-down mode. However, if PDN_PIN_CFG = 1, when the PD pin is high, the device enters partial power-down mode.

LVDS DRIVE PROGRAMMABILITY

| ADDRESS IN HEX | D15 | D14 | D13 | D12 | D11 | D10 | D9 | D8 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | NAME |
|----------------|-----|-----|-----|-----|-----|-----|----|----|----|----|----|----|----|----|----|----|------------------|
| 11 | | | | | | | | | | | | | | X | X | X | ILVDS_LCLK<2:0> |
| | | | | | | | | | | X | X | X | | | | | ILVDS_FRAME<2:0> |
| | | | | | | X | X | X | | | | | | | | | ILVDS_DAT<2:0> |

The LVDS drive strength of the bit clock (LCLK_P or LCLK_N) and the frame clock (ADCLK_P or ADCLK_N) can be individually programmed. The LVDS drive strengths of all the data outputs OUT_P and OUT_N can also be programmed to the same value.

All three drive strengths (bit clock, frame clock, and data) are programmed using sets of three bits. [Table 3](#) shows an example of how the drive strength of the bit clock is programmed (the method is similar for the frame clock and data drive strengths).

Table 3. Bit Clock Drive Strength⁽¹⁾

| ILVDS_LCLK<2> | ILVDS_LCLK<1> | ILVDS_LCLK<0> | LVDS DRIVE STRENGTH FOR LCLK _P AND LCLK _N |
|---------------|---------------|---------------|---|
| 0 | 0 | 0 | 3.5mA (default) |
| 0 | 0 | 1 | 2.5mA |
| 0 | 1 | 0 | 1.5mA |
| 0 | 1 | 1 | 0.5mA |
| 1 | 0 | 0 | 7.5mA |
| 1 | 0 | 1 | 6.5mA |
| 1 | 1 | 0 | 5.5mA |
| 1 | 1 | 1 | 4.5mA |

(1) Current settings lower than 1.5mA are not recommended.

LVDS INTERNAL TERMINATION PROGRAMMABILITY

| ADDRESS IN HEX | D15 | D14 | D13 | D12 | D11 | D10 | D9 | D8 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | NAME |
|----------------|-----|-----|-----|-----|-----|-----|----|----|----|----|----|----|----|----|----|----|-----------------|
| 12 | | X | | | | | | | | | | | | | | | EN_LVDS_TERM |
| | | 1 | | | | | | | | | | | | X | X | X | TERM_LCLK<2:0> |
| | | 1 | | | | | | | | X | X | X | | | | | TERM_FRAME<2:0> |
| | | 1 | | | | | X | X | X | | | | | | | | TERM_DAT<2:0> |

The LVDS buffers have high-impedance current sources driving the outputs. When driving traces whose characteristic impedance is not perfectly matched with the termination impedance on the receiver side, there may be reflections back to the LVDS output pins of the ADS5287 that cause degraded signal integrity. By enabling an internal termination (between the positive and negative outputs) for the LVDS buffers, the signal integrity can be significantly improved in such scenarios. To set the internal termination mode, the EN_LVDS_TERM bit should be set to '1'. Once this bit is set, the internal termination values for the bit clock, frame clock, and data buffers can be independently programmed using sets of three bits. [Table 4](#) shows an example of how the internal termination of the LVDS buffer driving the bit clock is programmed (the method is similar for the frame clock and data drive strengths). These termination values are only typical values and can vary by up to $\pm 20\%$ across temperature and from device to device.

Table 4. Bit Clock Drive Strengths

| TERM_LCLK<2> | TERM_LCLK<1> | TERM_LCLK<0> | INTERNAL TERMINATION BETWEEN LCLK _P AND LCLK _N IN Ω |
|--------------|--------------|--------------|--|
| 0 | 0 | 0 | None |
| 0 | 0 | 1 | 260 |
| 0 | 1 | 0 | 150 |
| 0 | 1 | 1 | 94 |
| 1 | 0 | 0 | 125 |
| 1 | 0 | 1 | 80 |
| 1 | 1 | 0 | 66 |
| 1 | 1 | 1 | 55 |

LOW-FREQUENCY NOISE SUPPRESSION MODE

| ADDRESS IN HEX | D15 | D14 | D13 | D12 | D11 | D10 | D9 | D8 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | NAME |
|----------------|-----|-----|-----|-----|-----|-----|----|----|----|----|----|----|----|----|----|----|--------------|
| 14 | | | | | | | | | X | X | X | X | X | X | X | X | LFNS_CH<8:1> |

The low-frequency noise suppression mode is specifically useful in applications where good noise performance is desired in the frequency band of 0MHz to 1MHz (around dc). Setting this mode shifts the low-frequency noise of the ADS5287 to approximately $f_s/2$, thereby moving the noise floor around dc to a much lower value. LFNS_CH<8:1> enables this mode individually for each channel.

ANALOG INPUT INVERT

| ADDRESS IN HEX | D15 | D14 | D13 | D12 | D11 | D10 | D9 | D8 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | NAME |
|----------------|-----|-----|-----|-----|-----|-----|----|----|----|----|----|----|----|----|----|----|----------------|
| 24 | | | | | | | | | X | X | X | X | X | X | X | X | INVERT_CH<8:1> |

Normally, the IN_P pin represents the positive analog input pin, and IN_N represents the complementary negative input. Setting the bits marked INVERT_CH<8:1> (individual control for each channel) causes the inputs to be swapped. IN_N now represents the positive input, and IN_P the negative input.

LVDS TEST PATTERNS

| ADDRESS IN HEX | D15 | D14 | D13 | D12 | D11 | D10 | D9 | D8 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | NAME |
|----------------|-----|-----|-----|-----|-----|-----|----|----|----|----|----|----|----|----|----|----|-------------------|
| 25 | | | | | | | | | | X | 0 | 0 | | | | | EN_RAMP |
| | | | | | | | | | | 0 | X | 0 | | | | | DUALCUSTOM_PAT |
| | | | | | | | | | | 0 | 0 | X | | | | | SINGLE_CUSTOM_PAT |
| | | | | | | | | | | | | | | | X | X | BITS_CUSTOM1<9:8> |
| | | | | | | | | | | | | | X | X | | | BITS_CUSTOM2<9:8> |
| 26 | X | X | X | X | X | X | X | X | | | | | | | | | BITS_CUSTOM1<7:0> |
| 27 | X | X | X | X | X | X | X | X | | | | | | | | | BITS_CUSTOM2<7:0> |
| 45 | | | | | | | | | | | | | | | 0 | X | PAT_DESKEW |
| | | | | | | | | | | | | | | | X | 0 | PAT_SYNC |

The ADS5287 can output a variety of test patterns on the LVDS outputs. These test patterns replace the normal ADC data output. Setting EN_RAMP to '1' causes all the channels to output a repeating full-scale ramp pattern. The ramp increments from zero code to full-scale code in steps of 1LSB every clock cycle. After hitting the full-scale code, it returns back to zero code and ramps again.

The device can also be programmed to output a constant code by setting SINGLE_CUSTOM_PAT to '1', and programming the desired code in BITS_CUSTOM1<9:0>. In this mode, BITS_CUSTOM<9:0> take the place of the 10-bit ADC data at the output, and are controlled by LSB-first and MSB-first modes in the same way as normal ADC data are.

The device may also be made to toggle between two consecutive codes by programming DUAL_CUSTOM_PAT to '1'. The two codes are represented by the contents of BITS_CUSTOM1<9:0> and BITS_CUSTOM2<9:0>.

In addition to custom patterns, the device may also be made to output two preset patterns:

- Deskew patten:** Set using PAT_DESKEW, this mode causes the 12 serial bits to come out as 0101010101 (the rightmost bit representing the first bit in the LSB-first mode)
- Sync pattern:** Set using PAT_SYNC, this mode causes the 12 serial bits to come out as 111111000000 (the rightmost bit representing the first bit in the LSB-first mode)

Note that only one of the above patterns should be active at any given instant.

PROGRAMMABLE GAIN

| ADDRESS IN HEX | D15 | D14 | D13 | D12 | D11 | D10 | D9 | D8 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | NAME |
|----------------|-----|-----|-----|-----|-----|-----|----|----|----|----|----|----|----|----|----|----|---------------|
| 2A | | | | | | | | | | | | | X | X | X | X | GAIN_CH1<3:0> |
| | | | | | | | | | X | X | X | X | | | | | GAIN_CH2<3:0> |
| | | | | | X | X | X | X | | | | | | | | | GAIN_CH3<3:0> |
| | X | X | X | X | | | | | | | | | | | | | GAIN_CH4<3:0> |
| 2B | X | X | X | X | | | | | | | | | | | | | GAIN_CH5<3:0> |
| | | | | | X | X | X | X | | | | | | | | | GAIN_CH6<3:0> |
| | | | | | | | | | X | X | X | X | | | | | GAIN_CH7<3:0> |
| | | | | | | | | | | | | | X | X | X | X | GAIN_CH8<3:0> |

In applications where the full-scale swing of the analog input signal is much less than the $2V_{PP}$ range supported by the ADS5287, a programmable gain can be set to achieve the full-scale output code even with a lower analog input swing. The programmable gain not only fills the output code range of the ADC, but also enhances the SNR of the device by utilizing quantization information from some extra internal bits. The programmable gain for each channel can be individually set using a set of four bits, indicated as GAIN_CHN<3:0> for Channel N. The gain setting is coded in binary from 0dB to 12dB, as shown in [Table 5](#).

Table 5. Gain Setting for Channel 1

| GAIN_CH1<3> | GAIN_CH1<2> | GAIN_CH1<1> | GAIN_CH1<0> | CHANNEL 1 GAIN SETTING |
|-------------|-------------|-------------|-------------|------------------------|
| 0 | 0 | 0 | 0 | 0dB |
| 0 | 0 | 0 | 1 | 1dB |
| 0 | 0 | 1 | 0 | 2dB |
| 0 | 0 | 1 | 1 | 3dB |
| 0 | 1 | 0 | 0 | 4dB |
| 0 | 1 | 0 | 1 | 5dB |
| 0 | 1 | 1 | 0 | 6dB |
| 0 | 1 | 1 | 1 | 7dB |
| 1 | 0 | 0 | 0 | 8dB |
| 1 | 0 | 0 | 1 | 9dB |
| 1 | 0 | 1 | 0 | 10dB |
| 1 | 0 | 1 | 1 | 11dB |
| 1 | 1 | 0 | 0 | 12dB |
| 1 | 1 | 0 | 1 | Do not use |
| 1 | 1 | 1 | 0 | Do not use |
| 1 | 1 | 1 | 1 | Do not use |

PRODUCT PREVIEW

CLOCK, REFERENCE, AND DATA OUTPUT MODES

| ADDRESS IN HEX | D15 | D14 | D13 | D12 | D11 | D10 | D9 | D8 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | NAME |
|----------------|-----|-----|-----|-----|-----|-----|----|----|----|----|----|----|----|----|----|----|----------------|
| 42 | 1 | | | | | | | | | | | | | | | X | DIFF_CLK |
| | 1 | | | | | | | | | | | | | X | | | EN_DCC |
| | 1 | | | | | | | | | | | | X | | | | EXT_REF_VCM |
| | 1 | | | | | | | | | X | X | | | | | | PHASE_DDR<1:0> |
| 46 | 1 | | | | | | 1 | | | | | | | | X | | BTC_MODE |
| | 1 | | | | | | 1 | | | | | | X | | | | MSB_FIRST |
| | 1 | | | | | | 1 | | | | | X | | | | | EN_SDR |
| | 1 | | X | | | | 1 | | | | | 1 | | | | | FALL_SDR |

INPUT CLOCK

The ADS5287 is configured by default to operate with a single-ended input clock—CLK_P is driven by a CMOS clock and CLK_N is tied to '0'. However, by programming DIFF_CLK to '1', the device can be made to work with a differential input clock on CLK_P and CLK_N. Operating with a low-jitter differential clock usually gives better SNR performance, especially at input frequencies greater than 30MHz.

In cases where the duty cycle of the input clock falls outside the 45% to 55% range, it is recommended to enable an internal duty cycle correction circuit. This enabling is done by setting the EN_DCC bit to '1'.

EXTERNAL REFERENCE

The ADS5287 can be made to operate in external reference mode by pulling the INT/ $\overline{\text{EXT}}$ pin to '0'. In this mode, the REF_T and REF_B pins should be driven with voltage levels of 2.5V and 0.5V, respectively, and must have enough drive strength to drive the switched capacitance loading of the reference voltages by each ADC. The advantage of using the external reference mode is that multiple ADS5287 units can be made to operate with the same external reference, thereby improving parameters such as gain matching across devices. However, in applications that do not have an available high drive, differential external reference, the ADS5287 can still be driven with a single external reference voltage on the V_{CM} pin. When EXT_REF_VCM is set as '1' (and the INT/ $\overline{\text{EXT}}$ pin is set to '0'), the V_{CM} pin is configured as an input pin, and the voltages on REF_T and REF_B are generated as shown in [Equation 1](#) and [Equation 2](#).

$$V_{REF_T} = 1.5V + \frac{V_{CM}}{1.5V} \tag{1}$$

$$V_{REF_B} = 1.5V - \frac{V_{CM}}{1.5V} \tag{2}$$

PRODUCT PREVIEW

BIT CLOCK PROGRAMMABILITY

The output interface of the ADS5287 is normally a DDR interface, with the LCLK rising edge and falling edge transitions in the middle of alternate data windows. Figure 1 shows this default phase.




Figure 1. Default Phase of LCLK

The phase of LCLK can be programmed relative to the output frame clock and data using bits PHASE_DDR<1:0>. The LCLK phase modes are shown in Figure 2.




Figure 2. Phase Programmability Modes for LCLK

PRODUCT PREVIEW

In addition to programming the phase of LCLK in the DDR mode, the device can also be made to operate in SDR mode by setting the EN_SDR bit to '1'. In this mode, the bit clock (LCLK) is output at 12x times the input clock, or twice the rate as in DDR mode. Depending on the state of FALL_SDR, LCLK may be output in either of the two manners shown in Figure 3. As shown in Figure 3, only the LCLK rising (or falling) edge is used to capture the output data in SDR mode.




Figure 3. SDR Interface Modes

The SDR mode does not work well beyond 40MSPS because the LCLK frequency becomes very high.

DATA OUTPUT FORMAT MODES

The ADC output, by default, is in straight offset binary mode. Programming the BTC_MODE bit to '1' inverts the MSB, and the output becomes binary two's complement mode.

Also by default, the first two bits of the frame (following the rising edge of ADCLK_p) are zeroes, followed by the LSB of the ADC output. Programming the MSB_FIRST mode inverts the bit order in the word. Thus, in the MSB_FIRST mode, the MSB is output as the first bit following the ADCLK_p rising edge. The two zeroes come after the LSB at the end of the word.

APPLICATION INFORMATION

THEORY OF OPERATION

The ADS5287 is an 8-channel, high-speed, CMOS ADC. Two zeroes are appended on the LSB side to the 10 bits given out by each channel. The resulting 12 bits are serialized and sent out on a single pair of pins in LVDS format. All eight channels of the ADS5287 operate from a single clock (ADCLK). The sampling clocks for each of the eight channels are generated from the input clock using a carefully matched clock buffer tree. The 12x clock required for the serializer is generated internally from ADCLK using a phase-locked loop (PLL). A 6x and a 1x clock are also output in LVDS format, along with the data, to enable easy data capture. The ADS5287 operates from internally-generated reference voltages that are trimmed to achieve a high level of accuracy. Trimmed references improve the gain matching across devices, and provide the option to operate the devices without having to externally drive and route reference lines. The nominal values of REF_T and REF_B are 2.5V and 0.5V, respectively. The references are internally scaled down differentially by a factor of 2. This scaling results in a differential input of $-1V$ to correspond to the zero code of the ADC, and a differential input of $+1V$ to correspond to the full-scale code (1023 LSB). V_{CM} (the common-mode voltage of REF_T and REF_B) is also made available externally through a pin, and is nominally 1.5V.

The ADC employs a pipelined converter architecture that consists of a combination of multi-bit and single-bit internal stages. Each stage feeds its data into the digital error correction logic, ensuring excellent differential linearity and no missing codes at the 10-bit level.

The ADC output goes to a serializer that operates from a 12x clock generated by the PLL. The 12 data bits from each channel are serialized and sent LSB first. In addition to serializing the data, the serializer also generates a 1x clock and a 6x clock. These clocks are generated in the same way the serialized data are generated, so these clocks maintain perfect synchronization with the data. The data and clock outputs of the serializer are buffered externally using LVDS buffers. Using LVDS buffers to transmit data externally has multiple advantages, such as a reduced number of output pins (saving routing space on the board), reduced power consumption, and reduced effects of digital noise coupling to the analog circuit inside the ADS5287.

The ADS5287 operates from two sets of supplies and grounds. The analog supply and ground set is identified as AVDD and AVSS, while the digital set is identified by LVDD and LVSS.

ANALOG INPUT

The analog input consists of a switched-capacitor based, differential sample-and-hold architecture. This differential topology results in very good ac performance, even for high input frequencies at high sampling rates. The IN_N and IN_P pins must be externally biased around a common-mode voltage of 1.5V, available on V_{CM} . For a full-scale differential input, each input pin (IN_N and IN_P) must swing symmetrically between $V_{CM} + 0.5V$ and $V_{CM} - 0.5V$, resulting in a $2V_{PP}$ differential input swing. The maximum input peak-to-peak differential swing is determined to be the difference between the internal reference voltages REF_T (2.5V nominal) and REF_B (0.5V nominal). [Figure 4](#) illustrates the model of the input driving circuit.




Figure 4. Analog Input Circuit Model

Input Common-Mode Current


The input stage of all eight ADCs together sinks a common-mode current on the order of 2mA at 50MSPS. Equation 3 describes the dependency of the common-mode current and the sampling frequency.

$$\frac{(2\text{mA}) \times f_s}{50\text{MSPS}} \tag{3}$$

If the driving stage is dc-coupled to the inputs, then Equation 3 can be used to determine its common-mode drive capability and impedance. The inputs can also be ac-coupled to the IN_N and IN_P pins. In that case, the input common-mode is set by two internal 1.2kΩ resistors connecting the input pins to V_{CM}. This architecture is shown in Figure 5.

When the inputs are ac-coupled, there is a drop in the voltages at IN_P and IN_N relative to V_{CM}. This can be computed from Equation 3. At 50MSPS, for example, the drop at each of the 16 input pins is 150mV, which is not optimal for ADC operation. The initialization register 5 described in the Initialization Registers table can be used to partially reduce the effect of this input common-mode drop during

ac-coupling by increasing V_{CM} by roughly 75mV. When operating above 50MSPS, it is recommended that additional parallel resistors be added externally to restore the input common-mode to at least 1.4V, if the inputs are to be ac-coupled.



Dashed area denotes one of eight channels.

Figure 5. Common-Mode Biasing of Input Pins

Driving Circuit

For optimum performance, the analog inputs must be driven differentially. This approach improves the common-mode noise immunity and even-order harmonic rejection. Input configurations using RF transformers suitable for low and high input frequencies are shown in Figure 6 and Figure 7, respectively. The single-ended signal is fed to the primary winding of the RF transformer. The transformer is terminated by 50Ω resistor on the secondary side. Placing the termination on the secondary side helps to shield the kicks caused by the input sampling capacitors from the RF transformer leakage inductances. The termination is accomplished by two 25Ω resistors, connected in series, with the center point connected to the 1.5V common-mode. The 4.7Ω resistor in series with each input pin is required to damp the ringing caused by the device package parasitics.

At high input frequencies, the mismatch in the transformer parasitic capacitance (between the windings) results in degraded even-order harmonic performance. Connecting two identical RF transformers back-to-back helps to minimize this mismatch, and good performance is obtained for high-frequency input signals. An additional termination resistor pair is required between the two transformers, as shown in Figure 7. The center point of this termination is connected to ground to improve the balance between the positive and negative sides. The values of the terminations between the transformers and on the secondary side must be chosen to achieve an overall 50Ω (in the case of 50Ω source impedance).




Figure 6. Drive Circuit at Low Input Frequencies




Figure 7. Drive Circuit at High Input Frequencies

PRODUCT PREVIEW

CLOCK INPUT

The eight channels on the device operate from a single ADCLK input. To ensure that the aperture delay and jitter are the same for all channels, a clock tree network is used to generate individual sampling clocks to each channel. The clock paths for all the channels are matched from the source point to the sampling circuit. This architecture ensures that the performance and timing for all channels are identical. The use of the clock tree for matching introduces an aperture delay that is defined as the delay between the rising edge of ADCLK and the actual instant of sampling. The aperture delays for all the channels are matched to the best possible extent. A mismatch of $\pm 20\text{ps}$ ($\pm 3\sigma$) could exist between the aperture instants of the eight ADCs within the same chip. However, the aperture delays of ADCs across two different chips can be several hundred picoseconds apart.

The ADS5287 can be made to operate either in CMOS single-ended clock mode (default is $\text{DIFF_CLK} = 0$) or differential clock mode (SINE, LVPECL, or LVDS). When operating in the single-ended clock mode, CLK_N must be forced to $0V_{DC}$, and the single-ended CMOS applied on the CLK_P pin. This operation is shown in Figure 8.




Figure 8. Single-Ended Clock Driving Circuit (DIFF_CLK = 0)

When configured to operate in the differential clock mode (register bit $\text{DIFF_CLK} = 1$) the ADS5287 clock inputs can be driven differentially (SINE, LVPECL, or LVDS) with little or no difference in performance between them, or with a single-ended (LVCMOS). The common-mode voltage of the clock inputs is set to V_{CM} using internal $5k\Omega$ resistors, as shown in Figure 9. This method allows using transformer-coupled drive circuits for a sine wave clock or ac-coupling for LVPECL and LVDS clock sources, as shown in Figure 10. When operating in the differential clock mode, the single-ended CMOS clock can be ac-coupled to the CLK_P input, with CLK_N (pin 11) connected to ground with a $0.1\mu\text{F}$ capacitor, as shown in Figure 11.




Figure 9. Internal Clock Buffer




Figure 10. Differential Clock Driving Circuit (DIFF_CLK = 1)




Figure 11. Single-Ended Clock Driving Circuit When DIFF_CLK = 1

For best performance, the clock inputs must be driven differentially, reducing susceptibility to common-mode noise. For high input frequency sampling, it is recommended to use a clock source with very low jitter. Bandpass filtering of the clock source can help reduce the effect of jitter. If the duty cycle deviates from 50% by more than 2% or 3%, it is recommended to enable the DCC through register bit EN_DCC .

INPUT OVER-VOLTAGE RECOVERY

The differential peak-to-peak full-scale range supported by the ADS5287 is nominally 2.0V. The ADS5287 is specially designed to handle an over-voltage condition where the differential peak-to-peak voltage can be up to twice the ADC full-scale range. If the input common-mode is not considerably off from V_{CM} during overload (less than 300mV around the nominal value of 1.5V), recovery from an over-voltage pulse input of twice the amplitude of a full-scale pulse is expected to be within one clock cycle when the input switches from overload to zero signal.

REFERENCE CIRCUIT

The digital beam-forming algorithm in an ultrasound system relies on gain matching across all receiver channels. A typical system would have about 12 octal ADCs on the board. In such a case, it is critical to ensure that the gain is matched, essentially requiring the reference voltages seen by all the ADCs to be the same. Matching references within the eight channels of a chip is done by using a single internal reference voltage buffer. Trimming the reference voltages on each chip during production ensures that the reference voltages are well-matched across different chips.

All bias currents required for the internal operation of the device are set using an external resistor to ground at the I_{SET} pin. Using a 56.2k Ω resistor on I_{SET} generates an internal reference current of 20 μ A. This current is mirrored internally to generate the bias current for the internal blocks. Using a larger external resistor at I_{SET} reduces the reference bias current and thereby scales down the device operating power. However, it is recommended that the external resistor be within 10% of the specified value of 56.2k Ω so that the internal bias margins for the various blocks are proper.

Buffering the internal bandgap voltage also generates the common-mode voltage V_{CM} , which is set to the midlevel of REF_T and REF_B , and is accessible on pin 53. It is meant as a reference voltage to derive the input common-mode if the input is directly coupled. It can also be used to derive the reference common-mode voltage in the external reference mode. The suggested decoupling for the reference pins is shown in Figure 12.




Figure 12. Suggested Decoupling on the Reference Pins

The device also supports the use of external reference voltages. There are two methods to force the references externally. The first method involves pulling INT/\overline{EXT} low and forcing externally REF_T and REF_B to 2.5V and 0.5V nominally, respectively. In this mode, the internal reference buffer goes to a 3-state output. The external reference driving circuit should be designed to provide the required switching current for the eight ADCs inside the chip. It should be noted that in this mode, V_{CM} and I_{SET} continue to be generated from the internal bandgap voltage, as in the internal reference mode. It is therefore important to ensure that the common-mode voltage of the externally-forced reference voltages matches to within 50mV of V_{CM} .

The second method of forcing the reference voltages externally can be accessed by pulling INT/\overline{EXT} low, and programming the serial interface to drive the external reference mode through the V_{CM} pin (register bit called EXT_REF_VCM). In this mode, V_{CM} becomes configured as an input pin that can be driven from external circuitry. The internal reference buffers driving REF_T and REF_B are active in this mode. Forcing 1.5V on the V_{CM} pin in the mode results in REF_T and REF_B coming to 2.5V and 0.5V, respectively. In general, the voltages on REF_T and REF_B in this mode are given by Equation 4 and Equation 5, respectively:

$$V_{REF_T} = 1.5V + \frac{V_{CM}}{1.5V} \quad (4)$$

$$V_{REF_B} = 1.5V - \frac{V_{CM}}{1.5V} \quad (5)$$

Table 6 describes the state of the reference voltage internal buffers during various combinations of the PD, INT/\overline{EXT} , and EXT_REF_VCM register bits.

Table 6. State of Reference Voltages for Various Combinations of PD and INT/EXT

| REGISTER BIT | INTERNAL BUFFER STATE | | | | | | | |
|-------------------------|-----------------------|------|---------|---------------------|------------------------------|------------|---------------------|------------|
| | 0 | 0 | 1 | 1 | 0 | 0 | 1 | 1 |
| PD | 0 | 0 | 1 | 1 | 0 | 0 | 1 | 1 |
| INT/EXT | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 |
| EXT_REF_VCM | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 |
| REF _T buffer | 3-state | 2.5V | 3-state | 2.5V ⁽¹⁾ | 1.5V + V _{CM} /1.5V | Do not use | 2.5V ⁽¹⁾ | Do not use |
| REF _B buffer | 3-state | 0.5V | 3-state | 0.5V ⁽¹⁾ | 1.5V – V _{CM} /1.5V | Do not use | 0.5V ⁽¹⁾ | Do not use |
| V _{CM} pin | 1.5V | 1.5V | 1.5V | 1.5V | Force | Do not use | Force | Do not use |

(1) Weakly forced with reduced strength.

NOISE COUPLING ISSUES


High-speed mixed signals are sensitive to various types of noise coupling. One primary source of noise is the switching noise from the serializer and the output buffers. Maximum care is taken to isolate these noise sources from the sensitive analog blocks. As a starting point, the analog and digital domains of the device are clearly demarcated. AVDD and AVSS are used to denote the supplies for the analog sections, while LVDD and LVSS are used to denote the digital supplies. Care is taken to ensure that there is minimal interaction between the supply sets within the device. The extent of noise coupled and transmitted from the digital to the analog sections depends on:

1. The effective inductances of each of the supply and ground sets.
2. The isolation between the digital and analog supply and ground sets.


Smaller effective inductance of the supply and ground pins leads to better noise suppression. For this reason, multiple pins are used to drive each supply and ground. It is also critical to ensure that the impedances of the supply and ground lines on the board are kept to the minimum possible values. Use of ground planes in the printed circuit board (PCB) as well as large decoupling capacitors between the supply and ground lines are necessary to obtain the best possible SNR performance from the device.

It is recommended that the isolation be maintained onboard by using separate supplies to drive AVDD and LVDD, as well as separate ground planes for AVSS and LVSS. The use of LVDS buffers reduces the injected noise considerably, compared to CMOS buffers. The current in the LVDS buffer is independent of the direction of switching. Also, the low output swing as well as the differential nature of the LVDS buffer results in low-noise coupling.

RGC (S-PQFP-N64) CUSTOM DEVICE PLASTIC QUAD FLATPACK



4204106/D 08/04

- NOTES:
- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5-1994.
 - B. This drawing is subject to change without notice.
 - C. Quad Flatpack, No-leads (QFN) package configuration .
-  The package thermal pad must be soldered to the board for thermal and mechanical performance. See the Product Data Sheet for details regarding the exposed thermal pad dimensions.

PACKAGING INFORMATION

| Orderable Device | Status ⁽¹⁾ | Package Type | Package Drawing | Pins | Package Qty | Eco Plan ⁽²⁾ | Lead/Ball Finish | MSL Peak Temp ⁽³⁾ |
|------------------|-----------------------|--------------|-----------------|------|-------------|-------------------------|------------------|------------------------------|
| ADS5287IRGCR | PREVIEW | VQFN | RGC | 64 | 2000 | TBD | Call TI | Call TI |
| ADS5287IRGCT | PREVIEW | VQFN | RGC | 64 | 250 | TBD | Call TI | Call TI |

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSELETE: TI has discontinued the production of the device.

⁽²⁾ Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check <http://www.ti.com/productcontent> for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽³⁾ MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products

| | |
|-----------------------------|--|
| Amplifiers | amplifier.ti.com |
| Data Converters | dataconverter.ti.com |
| DSP | dsp.ti.com |
| Clocks and Timers | www.ti.com/clocks |
| Interface | interface.ti.com |
| Logic | logic.ti.com |
| Power Mgmt | power.ti.com |
| Microcontrollers | microcontroller.ti.com |
| RFID | www.ti-rfid.com |
| RF/IF and ZigBee® Solutions | www.ti.com/lprf |

Applications

| | |
|--------------------|--|
| Audio | www.ti.com/audio |
| Automotive | www.ti.com/automotive |
| Broadband | www.ti.com/broadband |
| Digital Control | www.ti.com/digitalcontrol |
| Medical | www.ti.com/medical |
| Military | www.ti.com/military |
| Optical Networking | www.ti.com/opticalnetwork |
| Security | www.ti.com/security |
| Telephony | www.ti.com/telephony |
| Video & Imaging | www.ti.com/video |
| Wireless | www.ti.com/wireless |

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2008, Texas Instruments Incorporated