

**DRAM**

**1024K x 16 DYNAMIC RAM**

**FAST PAGE MODE**

**FEATURES**

- Industry-standard x 16 pinouts and timing functions.
- Single 5V (±10%) power supply.
- All device pins are TTL- compatible.
- 1K-cycle refresh in 16ms.
- Refresh modes:  $\overline{\text{RAS}}$  only,  $\overline{\text{CAS}}$  BEFORE  $\overline{\text{RAS}}$  (CBR) and HIDDEN.
- BYTE WRITE and BYTE READ access cycles.

**OPTION**

TIMING	MARKING
45ns	-45
60ns	-60

**PACKAGE**


42-pin SOJ	J
44/50-pin TSOPII	S

**GENERAL DESCRIPTION**


The T2316160A is a randomly accessed solid state memory containing 16,777,216 bits organized in a x16 configuration. The T2316160A has both BYTE WRITE and WORD WRITE access cycles via two  $\overline{\text{CAS}}$  pins. It offers Fast Page mode with Extended Data Output.

The T2316160A  $\overline{\text{CAS}}$  function and timing are determined by the first  $\overline{\text{CAS}}$  to transition low and by the last to transition back high. Use only one of the two  $\overline{\text{CAS}}$  and leave the other staying high during WRITE will result in a BYTE WRITE.  $\overline{\text{CASL}}$  to transition low in a WRITE cycle will write data into the lower byte (DQ0~DQ7), and  $\overline{\text{CASH}}$  transiting low will write data into the upper byte (DQ8~DQ15).

**PIN ASSIGNMENT ( Top View )**



**FUNCTIONAL BLOCK DIAGRAM**



**PIN DESCRIPTIONS**

SYM.	TYPE	DESCRIPTION
A0-A9	Input	Address Input
$\overline{\text{RAS}}$	Input	Row Address Strobe
$\overline{\text{CASH}}$	Input	Column Address Strobe /Upper Byte Control
$\overline{\text{CASL}}$	Input	Column Address Strobe /Lower Byte Control
$\overline{\text{WE}}$	Input	Write Enable
$\overline{\text{OE}}$	Input	Output Enable
DQ0 – DQ15	Input/ Output	Data Input/ Output
Vcc	Supply	Power, 5V
Vss	Ground	Ground
NC	-	No Connect

**ABSOLUTE MAXIMUM RATINGS\***

Voltage on Any pin Relative to VSS..... -1V to +7V  
 Operating Temperature, Ta (ambient).. 0°C to +70°C  
 Storage Temperature (plastic)..... -55°C to +150°C  
 Power Dissipation ..... 1.2W  
 Short Circuit Output Current..... 50mA

\*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

**DC ELECTRICAL CHARACTERISTICS AND RECOMMENDED OPERATING CONDITIONS**

(0°C ≤ Ta ≤ 70°C; VCC = 5V ± 10 % unless otherwise noted)

DESCRIPTION	CONDITIONS	SYM.	MIN	MAX	UNITS	NOTES
Supply Voltage		Vcc	4.5	5.5	V	1
Supply Voltage		Vss	0	0	V	
Input High (Logic) voltage		VIH	2.4	Vcc+1	V	1
Input Low (Logic) voltage		VIL	-1.0	0.8	V	1
Input Leakage Current	0V ≤ VIN ≤ 7V	ILI	-10	10	uA	
Output Leakage Current	0V ≤ VOUT ≤ 7V Output(s) disabled	ILO	-10	10	uA	
Output High Voltage	IOH = -5 mA	VOH	2.4	Vcc	V	
Output Low Voltage	IOL = 4.2 mA	VOL	0	0.4	V	

**Note:** 1. All Voltages referenced to Vss

DESCRIPTION	CONDITIONS	SYM.	MAX		UNITS	NOTES
			-45	-60		
Operating Current	RAS, CAS cycling, tRC = min	Icc1	190	170	mA	1,2
TTL Standby Current	TTL interface, RAS, CAS = VIH, DOUT = High-Z	Icc2	2.0	2.0	mA	
RAS-only refresh Current	tRC = min	Icc3	190	170	mA	2
Fast Page Mode Current	tPC = min	Icc4	150	130	mA	1,3
CAS Before RAS Refresh Current	tRC = min	Icc5	190	170	mA	
CMOS Standby Current	CMOS interface, RAS, CAS > Vcc - 0.2V	Icc6	1.0	1.0	mA	1

- Note:** 1. Icc depends on output load condition when the device is selected.  
 Icc max is specified at the output open condition.  
 2. Address can be changed twice or less while RAS = VIL.  
 3. Address can be changed once or less while CAS = VIH.

**CAPACITANCE**

(Ta =25°C, Vcc =5V, f = 1M HZ)

Parameter	Symbol	Typ	Max	Unit
Input Capacitance (address)	C <sub>I1</sub>	-	5	pF
Input Capacitance ( $\overline{\text{RAS}}$ , $\overline{\text{CAS}}$ , $\overline{\text{WE}}$ , $\overline{\text{OE}}$ )	C <sub>I2</sub>	-	7	pF
Output Capacitance (data-in/out)	C <sub>I/O</sub>	-	10	pF

**AC CHARACTERISTICS** (note 1,2,3) (Ta = 0 to 70°C)

TEST CONDITIONS:

 Vcc=5V ±10%, V<sub>IH</sub>/V<sub>IL</sub>=2.4/0.8V, V<sub>OH</sub>/V<sub>OL</sub>=2.0/0.8V

Input rise and fall times: 2ns

 Output Load: 2TTL gate + C<sub>L</sub> (100pF)

AC CHARACTERISTICS		-45		-60			
PARAMETER	SYM	MIN	MAX	MIN	MAX	UNIT	Notes
Read or Write Cycle Time	t <sub>RC</sub>	85		110		ns	
Read Write Cycle Time	t <sub>RWC</sub>	105		140		ns	
Fast-Page-Mode Read or Write Cycle Time	t <sub>PC</sub>	26		35		ns	
Fast-Page-Mode Read-Write Cycle Time	t <sub>PCM</sub>	70		85		ns	
Access Time From $\overline{\text{RAS}}$	t <sub>RAC</sub>		45		60	ns	4
Access Time From $\overline{\text{CAS}}$	t <sub>CAC</sub>		11		15	ns	5
Access Time From $\overline{\text{OE}}$	t <sub>OAC</sub>		11		15	ns	13
Access Time From Column Address	t <sub>AA</sub>		19		30	ns	8
Access Time From $\overline{\text{CAS}}$ Precharge	t <sub>ACP</sub>		22		35	ns	
$\overline{\text{RAS}}$ Pulse Width	t <sub>RAS</sub>	45	10K	60	10K	ns	
$\overline{\text{RAS}}$ Pulse Width (Fast Page Mode)	t <sub>RASC</sub>	45	100K	60	100K	ns	
$\overline{\text{RAS}}$ Hold Time	t <sub>RSH</sub>	11		15		ns	
$\overline{\text{RAS}}$ Precharge Time	t <sub>RP</sub>	28		40		ns	
$\overline{\text{CAS}}$ Pulse Width	t <sub>CAS</sub>	10	10K	15	10K	ns	
$\overline{\text{CAS}}$ Hold Time	t <sub>CSH</sub>	40		60		ns	
$\overline{\text{CAS}}$ Precharge Time	t <sub>CP</sub>	6		10		ns	
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ Delay Time	t <sub>RCD</sub>	10	34	20	45	ns	7
$\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ Precharge Time	t <sub>CRP</sub>	5		5		ns	
Row Address Setup Time	t <sub>ASR</sub>	0		0		ns	
Row Address Hold Time	t <sub>RAH</sub>	5		10		ns	
$\overline{\text{RAS}}$ to Column Address Delay Time	t <sub>RAD</sub>	8	26	12	30	ns	8
Column Address Setup Time	t <sub>ASC</sub>	0		0			


**AC CHARACTERISTICS (continued)**

AC CHARACTERISTICS		-45		-60			
PARAMETER	SYM	MIN	MAX	MIN	MAX	UNIT	Notes
Column Address Hold Time	t <sub>CAH</sub>	6		10		ns	
Column Address Hold Time (Reference to $\overline{\text{RAS}}$ )	t <sub>AR</sub>	35		45		ns	
Column Address to $\overline{\text{RAS}}$ Lead Time	t <sub>RAL</sub>	19		30		ns	
Read Command Setup Time	t <sub>RCS</sub>	0		0		ns	14
Read Command Hold Time Reference to $\overline{\text{CAS}}$	t <sub>RCH</sub>	0		0		ns	9,14
Read Command Hold Time Reference to $\overline{\text{RAS}}$	t <sub>RRH</sub>	0		0		ns	9
$\overline{\text{CAS}}$ to Output in Low-Z	t <sub>CLZ</sub>	3		3		ns	
Output Buffer Turn-off Delay From $\overline{\text{CAS}}$ or $\overline{\text{RAS}}$	t <sub>OFF1</sub>	3	15	3	15	ns	10,16
Output Buffer Turn-off OE to	t <sub>OFF2</sub>		8		15	ns	16
Write Command Setup Time	t <sub>WCS</sub>	0		0		ns	11,14
Write Command Hold Time	t <sub>WCH</sub>	6		10		ns	
Write Command Hold Time (Reference to $\overline{\text{RAS}}$ )	t <sub>WCR</sub>	35		45		ns	14
Write Command Pulse Width	t <sub>WP</sub>	7		15		ns	14
Write Command to $\overline{\text{RAS}}$ Lead Time	t <sub>RWL</sub>	9		10		ns	14
Write Command to $\overline{\text{CAS}}$ Lead Time	t <sub>CWL</sub>	8		10		ns	14
Data-in Setup Time	t <sub>DS</sub>	0		0		ns	12
Data-in Hold Time	t <sub>DH</sub>	6		10		ns	12
Data-in Hold Time (Reference to $\overline{\text{RAS}}$ )	t <sub>DHR</sub>	35		45		ns	
$\overline{\text{RAS}}$ to $\overline{\text{WE}}$ Delay Time	t <sub>RWD</sub>	61		85		ns	11
Column Address to $\overline{\text{WE}}$ Delay Time	t <sub>AWD</sub>	35		55		ns	11
$\overline{\text{CAS}}$ to $\overline{\text{WE}}$ Delay Time	t <sub>CWD</sub>	27		40		ns	11
Transition Time (rise or fall)	t <sub>T</sub>	2.5	50	2.5	50	ns	2,3
Refresh Period (1024 cycles)	t <sub>REF</sub>		16		16	ms	
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ Precharge Time	t <sub>RPC</sub>	10		10		ns	
$\overline{\text{CAS}}$ Setup Time (CBR REFRESH)	t <sub>CSR</sub>	10		10		ns	6
$\overline{\text{CAS}}$ Hold Time (CBR REFRESH)	t <sub>CHR</sub>	10		10		ns	6
OE Hold Time From $\overline{\text{WE}}$ During Read-Modify-Write Cycle	t <sub>OEH</sub>	6		15		ns	15
OE Setup Prior to $\overline{\text{RAS}}$ During Hidden Refresh Cycle	t <sub>ORD</sub>	0		0		ns	


**Notes:**

1. An initial pause of 200us is required after power-up followed by eight  $\overline{\text{RAS}}$  refresh cycles ( $\overline{\text{RAS}}$  only or CBR) before proper device operation is assured. The eight  $\overline{\text{RAS}}$  cycle wake-ups should be repeated any time the  $t_{\text{REF}}$  refresh requirement is exceeded.
2.  $V_{\text{IH}}(2.4\text{V})$  and  $V_{\text{IL}}(0.8\text{V})$  are reference levels for measuring timing of input signals. Transition times are measured between  $V_{\text{IH}}(2.4\text{V})$  and  $V_{\text{IL}}(0.8\text{V})$ .
3. In addition to meet the transition rate specification, all input signals must transit between  $V_{\text{IH}}$  and  $V_{\text{IL}}$  in a monotonic manner.
4. Assume that  $t_{\text{RCD}} < t_{\text{RCD}}(\text{max})$ . If  $t_{\text{RCD}}$  is greater than the maximum recommended value shown in this table,  $t_{\text{RAC}}$  will increase by the amount that  $t_{\text{RCD}}$  exceeds the value shown.
5. Assume that  $t_{\text{RCD}} \geq t_{\text{RCD}}(\text{max})$ .
6. Enables on-chip refresh and address counters.
7. Operation within the  $t_{\text{RCD}}(\text{max})$  limit ensures that  $t_{\text{RAC}}(\text{max})$  can be met.  $t_{\text{RCD}}(\text{max})$  is specified as a reference point only; if  $t_{\text{RCD}}$  is greater than the specified  $t_{\text{RCD}}(\text{max})$  limit, access time is controlled by  $t_{\text{CAC}}$ .
8. Operation within the  $t_{\text{RAD}}$  limit ensures that  $t_{\text{RAC}}(\text{max})$  can be met.  $t_{\text{RAD}}(\text{max})$  is specified as a reference point only; if  $t_{\text{RAD}}$  is greater than the specified  $t_{\text{RAD}}(\text{max})$  limit, access time is controlled by  $t_{\text{AA}}$ .
9. Either  $t_{\text{RCH}}$  or  $t_{\text{RRH}}$  must be satisfied for a READ cycle.
10.  $t_{\text{OFF1}}(\text{max})$  defines the time at which the output achieves the open circuit condition; it is not a reference to  $V_{\text{OH}}$  or  $V_{\text{OL}}$ .
11.  $t_{\text{WCS}}$ ,  $t_{\text{RWD}}$ ,  $t_{\text{AWD}}$  and  $t_{\text{CWD}}$  are restrictive operating parameters in LATE WRITE and READ-MODIFY-WRITE cycles only. If  $t_{\text{WCS}} \geq t_{\text{WCS}}(\text{min})$ , the cycle is an EARLY WRITE cycle and the data output will remain an open circuit throughout the entire cycle. If  $t_{\text{RWD}} \geq t_{\text{RWD}}(\text{min})$ ,  $t_{\text{AWD}} \geq t_{\text{AWD}}(\text{min})$  and  $t_{\text{CWD}} \geq t_{\text{CWD}}(\text{min})$ , the cycle is READ-WRITE and the data output will contain data read from the selected cell. If neither of the above conditions is met, the state of I/O (at access time and until  $\overline{\text{CAS}}$  and  $\overline{\text{RAS}}$  or  $\overline{\text{OE}}$  go back to  $V_{\text{IH}}$ ) is indeterminate.  $\overline{\text{OE}}$  held high and  $\overline{\text{WE}}$  taken low after  $\overline{\text{CAS}}$  goes low result in a LATE WRITE ( $\overline{\text{OE}}$  - controlled) cycle.
12. These parameters are referenced to  $\overline{\text{CAS}}$  leading edge in EARLY WRITE cycles and  $\overline{\text{WE}}$  leading edge in LATE WRITE or READ-MODIFY-WRITE cycles.
13. During a READ cycle, if  $\overline{\text{OE}}$  is low then taken HIGH before  $\overline{\text{CAS}}$  goes high, I/O goes open, if  $\overline{\text{OE}}$  is tied permanently low, a LATE WRITE or READ-MODIFY-WRITE operation is not possible.
14. WRITE command is defined as  $\overline{\text{WE}}$  going low.
15. LATE WRITE and READ-MODIFY-WRITE cycles must have both  $t_{\text{OFF2}}$  and  $t_{\text{OEH}}$  met ( $\overline{\text{OE}}$  high during WRITE cycle) in order to ensure that the output buffers will be open during the WRITE cycles.
16. The I/Os open during READ cycles once  $t_{\text{OFF1}}$  or  $t_{\text{OFF2}}$  occur.

**READ CYCLE**




**EARLY WRITE CYCLE**




 DON'T CARE  
 UNDEFINED

**Note:**  $t_{OFF1}$  is referenced from the rising edge of  $\overline{RAS}$  or  $\overline{CAS}$ , whichever occurs last.

**READ WRITE CYCLE**  
(LATE WRITE and READ-MODIFY-WRITE CYCLES)



**FAST-PAGE-MODE READ CYCLE**




- Note:**
- $t_{OFF1}$  is referenced from the rising edge of  $\overline{RAS}$  or  $\overline{CAS}$ , whichever occurs last.
  - $t_{PC}$  can be measured from falling edge of  $\overline{CAS}$  to falling edge of  $\overline{CAS}$ , or from rising edge of  $\overline{CAS}$  to rising edge of  $\overline{CAS}$ . Both measurements must meet the  $t_{PC}$  specification.








**FAST-PAGE-MODE READ-EARLY-WRITE CYCLE**  
(Pseudo READ-MODIFY-WRITE)




**RAS ONLY REFRESH CYCLE**  
(ADDR=A0-A9; OE, WE = DON'T CARE)




 DON'T CARE  
 UNDEFINED

Note1: Do not drive data prior to tristate.

**CBR REFRESH CYCLE**  
(A0-A9;  $\overline{OE}$  =DON'T CARE)




**HIDDEN REFRESH CYCLE**  
( $\overline{WE}$  =HIGH;  $\overline{OE}$  =LOW)




**Note:** 1.  $t_{OFF1}$  is referenced from the rising edge of  $\overline{RAS}$  or  $\overline{CAS}$ , whichever occurs last.

**PACKAGE DIMENSIONS**  
**42-LEAD SOJ DRAM (400 mil)**



SYMBOL	DIMENSIONS IN INCHES	DIMENSIONS IN MM
A	0.128~0.148	3.251~3.759
A1	0.025(MIN)	0.635(MIN)
A2	0.105~0.115	2.657~2.920
B	0.026~0.032	0.660~0.813
b	0.015~0.020	0.381~0.508
c	0.007~0.013	0.178~0.330
D	1.070~1.080	27.178~27.432
E	0.395~0.405	10.033~10.287
e	0.050	1.270
E1	0.435~0.445	11.049~11.303
L	0.082(MIN)	2.083(MIN)
y	0.004(MAX)	0.102(MAX)

**PACKAGE DIMENSIONS**  
**44/50L LEAD TSOPII DRAM (400 mil)**



SYMBOL	DIMENSIONS IN INCHES	DIMENSIONS IN MM
A	0.047	1.200(MAX)
A1	0.002~0.006	0.050~0.150
A2	0.037~0.041	0.950~1.050
b	0.012~0.018	0.300~0.450
c	0.005~0.008	0.120~0.210
D	0.820~0.830	20.820~21.080
E	0.455~0.471	11.560~11.960
e	0.031	0.800
E1	0.395~0.405	10.030~10.290
L	0.016~0.024	0.400~0.600
L1	0.031	0.800
$\theta$	0°~5°	0°~5°