

## CMOS 4-BIT MICROCONTROLLER

## TMP47CE820F


The 47CE820 is a high speed and high performance 4-bit single chip microcomputer based on the TLCS-470 CMOS series with E2PROM, LCD driver and high speed timer/counter.

PART No.	ROM	RAM	E2 PROM	PACKAGE	PIGGYBACK
*TMP47CE820F	8192 x 8-bit	512 x 4-bit	64 x 8-bit	QFP80	*TMP47CE020G


\* Under development

## FEATURES


- ◆ 4-bit single chip microcomputer
- ◆ Instruction execution time :
  - 1.3μs (at 6MHz), 244μs (at 32.8KHz)
- ◆ 92 basic instructions
- ◆ Table look-up instructions
- ◆ 5-bit to 8-bit data conversion instruction
- ◆ Subroutine nesting : 15 levels max.
- ◆ 6 interrupt sources (External : 2, Internal : 4)
  - All sources have independent latches each, and multiple interrupt control is available.
- ◆ I/O port
  - Input 2 ports 5 pins
  - Output 2 ports 8 pins
  - I/O 6 ports 23 pins
- ◆ Interval Timer
- ◆ Two 12-bit Timer/Counters
  - Timer, event counter, and pulse width measurement mode
- ◆ Two 8-bit High-speed Timer/Counter
  - Timer, event counter, frequency measurement, and pulse output mode
- ◆ Watchdog Timer
- ◆ Serial Interface with 8-bit buffer
  - Simultaneous transmission and reception capability
  - External/internal clock, leading/trailing edge shift, 4/8-bit mode
- ◆ 512-bit E2PROM
  - 1 byte rewrite and chip erase
  - Self timed rewrite cycle (With Timer)
  - Ready / Busy status monitor and Interrupt function
  - Data retention time : 10 Years (Min.)
  - Rewrite cycle : 1 × 10<sup>4</sup> (Min.)
- ◆ High current outputs
  - LED direct drive capability (typ.20mA × 8bits)
- ◆ LCD driver
  - LCD direct drive is available  
(Max. 12-digit display at 1/4 duty LCD)
  - 1/4, 1/3 1/2 duties or static drive  
are programmably selectable.
- ◆ Dual-clock operation
  - High-speed/Low-power consumption operating mode
- ◆ Hold function : Battery/Capacitor back-up
- ◆ Emulator : BM47C820A



## PIN ASSIGNMENT (TOP VIEW)



## BLOCK DIAGRAM





## OPERATIONAL DESCRIPTION

The 47CE820 contains an E<sup>2</sup>PROM in the 47C820.

The configuration and function of the 47CE820 are similar to the 47C820 except the E<sup>2</sup>PROM. The technical data sheets for the 47C820 should also be referred to.

### 1. E<sup>2</sup>PROM

The 47CE820 contains 64 × 8-bit E<sup>2</sup>PROM (Electrically Erasable Programmable ROM).

#### 1.1 Circuit configuration

The E<sup>2</sup>PROM circuit consists of the function blocks shown in Figure 1-1.




Figure 1-1. E<sup>2</sup>PROM

## 1.2 Control of E<sup>2</sup>PROM

E<sup>2</sup>PROM is controlled by 6 registers: the command register, address register, write data register, read data register, status register and interrupt request selection register.

### (1) E<sup>2</sup>PROM command register

The E<sup>2</sup>PROM command register (OP03) selects the E<sup>2</sup>PROM operation mode. Operation starts at the point where the operation mode is set. When operation ends, the command register is automatically cleared to "0000<sub>B</sub>".

E<sup>2</sup>PROM command register (Port address OP03)




Figure 1-2. E<sup>2</sup>PROM command register

### (2) E<sup>2</sup>PROM address register

The E<sup>2</sup>PROM address register is a 8-bit register which specifies the E<sup>2</sup>PROM address. The lower 4 bits are accessed as port address OP12 and the upper 4 bits are accessed as port address OP13.

The E<sup>2</sup>PROM address of the 47CE820 is 00<sub>H</sub> to 3F<sub>H</sub>. Don't select 40<sub>H</sub> to FF<sub>H</sub> of the E<sup>2</sup>PROM address.




Figure 1-3. E<sup>2</sup>PROM address register

### (3) E<sup>2</sup>PROM write data register

The E<sup>2</sup>PROM write data register is an 8-bit register used to store data to be written to the E<sup>2</sup>PROM. The lower 4 bits are accessed as port address OP0A and the upper 4 bits are accessed as port address OP0B.




Figure 1-4. E<sup>2</sup>PROM write data register

## (4) E2PROM read data register

The E2PROM read data register is an 8-bit register used to store data read from the E2PROM. The lower 4 bits are accessed as port address IP0A and the upper 4 bits are accessed as port address IP0B.




Figure 1-5. E2PROM read data register

## (5) E2PROM status register

The operating status of an E2PROM can be monitored using the status register (IP03).




Figure 1-6. E2PROM status register

## (6) Interrupt request selection register

The interrupt request selection register (OP0E) is a register used to select external interrupt (INT2) requests.




Figure 1-7. Interrupt request selection register

When SINT is "0", an interrupt is generated by an interrupt request from the INT2 pin.

When SINT is "1", an interrupt is generated when E2PROM operation ends. (E2PROM status interrupt function)

SINT is switched when interrupt enable master F/F (EIF) or interrupt enable register (EIR) is "0" (inhibit).

### 1.3 Operation mode of E<sup>2</sup>PROM

E<sup>2</sup>PROM read operation is performed in real time, but it is necessary to wait during time set the built-in timer for erase or write operations. When the E<sup>2</sup>PROM is operating, the contents of the E<sup>2</sup>PROM command register, address register, write data register and interrupt request selection register cannot be changed. Thus, when changing the contents of these registers, it is necessary to either check that operation has ended using the E<sup>2</sup>PROM status register or the E<sup>2</sup>PROM status interrupt function.

The Erase, Write and Rewrite operations of the E<sup>2</sup>PROM can be executed during the normal mode.

#### (1) Read

When the E<sup>2</sup>PROM command register is set to the read mode, the data at the E<sup>2</sup>PROM specified by the address register are stored into the read data register.

The addresses must be loaded to the address register before read operation.

Example The contents at E<sup>2</sup>PROM address 2CH are read, and are stored to location 30H, 31H in RAM.

```
LD A, #0CH           ; Set address of E2PROM
OUT A, %OP12
LD A, #2H
OUT A, %OP13
OUT #0001B, %OP03H ; Read operation
LD HL, #30H          ; Store read data to RAM
IN %IP0A, @HL
INC L
IN %IP0B, @HL
```

#### (2) Erase

Erasing clears the data in memory cells to "00H".

##### ① Byte Erase

When the E<sup>2</sup>PROM command register is set to the byte erase mode, the data at the E<sup>2</sup>PROM specified by the address register are erased.

The address must be loaded to the address register before byte erase operation.

Example The contents at location 1EH in E<sup>2</sup>PROM are erased.

```
LD A, #0EH           ; Set address of E2PROM
OUT A, %OP12
LD A, #1H
OUT A, %OP13
OUT #0100B, %OP03  ; Start byte erase operation.
```

##### ② Chip Erase

When the E<sup>2</sup>PROM command register is set to the chip erase mode, all data at all Addresses of the E<sup>2</sup>PROM are erased as one batch.

Example All data at all Addresses of E<sup>2</sup>PROM are erased as one batch.

```
OUT #1100B, %OP03 ; Start chip erase operation.
```

## (3) Write

When the E2PROM command register is set to the write mode, the contents of the write data register are written to the E2PROM specified by the address register. (The data at the E2PROM specified the address register must be erased beforehand.)

Before writing, it is necessary to load the address to the address register and the write data to the write data register.

Example "5AH" is written at E2PROM address 32H.

```
LD A, #2H      ; Set address of E2PROM
OUT A, %OP12
LD A, #3H
OUT A, %OP13
OUT #0AH, %OP0A ; Set write data of E2PROM
OUT #5H, %OP0B
OUT #0100B, %OP03 ; Start byte erase operation
LOOP : TESTP %IP03, 0 ; Monitor operation status of E2PROM
      B LOOP      Start write operation
      OUT #0010B, %OP03
```

## (4) Rewrite

When the E2PROM command register is set to the rewrite mode, the data at the E2PROM specified by the address register are erased and the contents of the write data register is written.

Before rewriting, it is necessary to load the address to the address register and the write data to the write data register.

Example Rewriting the data at E2PROM address 32H to "5AH."

```
LD A, #2H      ; Set address of E2PROM
OUT A, %OP12
LD A, #3H
OUT A, %OP13
OUT #0AH, %OP0A ; Set write data of E2PROM
OUT #5H, %OP0B
OUT #0110B, %OP03 ; Start rewrite operation
```

Port Address (**)	Port	Input (IP**) / Output (OP**) / Input/Output instruction			
		IN %p, A IN %p, @HL	OUT A, %p OUT @HL, %p	SET %p, b CLR %p, b	TEST %p, b TESTP %p, b
00 <sub>4</sub>	K0 input port	—	—	—	—
01	P1 output latch	P1 output port	—	—	—
02	P2 output latch	P2 output port	—	—	—
03	E2PROM status	E2PROM command	—	—	—
04	R4 input port	P4 output port	—	—	—
05	R5 input port	R5 output port	—	—	—
06	R6 input port	R6 output port	—	—	—
07	R7 input port	R7 output port	—	—	—
08	R8 input port	R8 output port	—	—	—
09	R9 input port	R9 output port	—	—	—
0A	E2PROM read data register	E2PROM write data register	—	—	—
0B	E2PROM read data register	E2PROM write data register	—	—	—
0C	HTC1 counter	HTC1 register	—	—	—
0D	HTC2 counter	HTC2 register	—	—	—
0E	SIO <sub>1</sub> clock generator and hold status	E2PROM interrupt request selection.	—	—	—
0F	Serial receive buffer	Serial transmit buffer	—	—	—
10 <sub>4</sub>	Undefined	Hold operating mode control	—	—	—
11	Undefined	E2PROM address register	—	—	—
12	Undefined	E2PROM address register	—	—	—
13	Undefined	Watchdog Timer control	—	—	—
14	Undefined	System clock control	—	—	—
15	Undefined	HTC1 control	—	—	—
16	Undefined	HTC2 control	—	—	—
17	Undefined	Interval timer interrupt control	—	—	—
18	Undefined	LCD driver control 1	—	—	—
19	Undefined	LCD driver control 2	—	—	—
1A	Undefined	Timer/Counter 1 control	—	—	—
1B	Undefined	Timer/Counter 1 control	—	—	—
1C	Undefined	Serial Interface control 1	—	—	—
1D	Undefined	Serial Interface control 2	—	—	—
1E	Undefined	—	—	—	—
1F	Undefined	—	—	—	—

- Note 1 : “—” means the reserved state. Unavailable for the user programs.  
 Note 2 : The 5-bit to 8-bit data conversion instruction [OUTB @HL], automatic access to ports P1 and P2.

Table 1-1 Port Address Assignments and Available I/O Instructions

## ELECTRICAL CHARACTERISTICS

ABSOLUTE MAXIMUM RATINGS (V<sub>SS</sub> = 0V)

PARAMETER	SYMBOL	PINS	RATINGS	UNIT
Supply Voltage	V <sub>DD</sub>		- 0.3 to 7	V
Supply Voltage (LCD drive)	V <sub>LC</sub>		- 0.3 to V <sub>DD</sub> + 0.3	V
Input Voltage	V <sub>IN</sub>		- 0.3 to V <sub>DD</sub> + 0.3	V
Output Voltage	V <sub>OUT1</sub>	Except sink open drain pin	- 0.3 to V <sub>DD</sub> + 0.3	V
	V <sub>OUT2</sub>	Sink open drain pin	- 0.3 to 10	
Output Current (Per 1 pin)	I <sub>OUT1</sub>	Ports P1, P2	15	mA
	I <sub>OUT2</sub>	Ports R4 to R9	3.2	
Output Current (Total)	$\Sigma I_{OUT1}$	Ports P1, P2	60	mA
Power Dissipation [T <sub>opr</sub> = 70°C]	PD		600	mW
Soldering Temperature (time)	T <sub>sld</sub>		260 (10sec)	°C
Storage Temperature	T <sub>stg</sub>		- 55 to 125	°C
Operating Temperature	T <sub>opr</sub>		- 40 to 70	°C

RECOMMENDED OPERATING CONDITIONS (V<sub>SS</sub> = 0V, T<sub>opr</sub> = - 40 to 70°C)

PARAMETER	SYMBOL	PINS	CONDITIONS	Min.	Max.	UNIT
Supply Voltage	V <sub>DD</sub>		In the Normal mode	4.5	6.0	V
			In the SLOW mode	2.7		
			In the HOLD mode	2.0		
Input High Voltage	V <sub>IH1</sub>	Except Hysteresis Input	V <sub>DD</sub> ≥ 4.5V	V <sub>DD</sub> × 0.7	V <sub>DD</sub>	V
	V <sub>IH2</sub>	Hysteresis Input		V <sub>DD</sub> × 0.75		
	V <sub>IH3</sub>		V <sub>DD</sub> < 4.5V	V <sub>DD</sub> × 0.9		
Input Low Voltage	V <sub>IL1</sub>	Except Hysteresis Input	V <sub>DD</sub> ≥ 4.5V	0	V <sub>DD</sub> × 0.3	V
	V <sub>IL2</sub>	Hysteresis Input			V <sub>DD</sub> × 0.25	
	V <sub>IL3</sub>		V <sub>DD</sub> < 4.5V		V <sub>DD</sub> × 0.1	
Clock Frequency	f <sub>C</sub>	XIN, XOUT		0.4	6.0	MHz
	f <sub>S</sub>	XTIN, XTOU		30.0	34.0	KHz

Note. Input Voltage V<sub>IH3</sub>, V<sub>IL3</sub> : in the SLOW and HOLD mode.

D.C. CHARACTERISTICS (V<sub>SS</sub> = 0V, T<sub>opr</sub> = -40 to 70°C)

PARAMETER	SYMBOL	PINS	CONDITIONS	Min.	Typ.	Max.	UNIT					
Hysteresis Voltage	V <sub>HS</sub>	Hysteresis Input		—	0.7	—	V					
Input Current	I <sub>IN1</sub>	Port K0, TEST, RESET, HOLD	V <sub>DD</sub> = 5.5V, V <sub>IN</sub> = 5.5V / 0V	—	—	±2	μA					
	I <sub>IN2</sub>	Open drain R port										
Input Low Current	I <sub>IL</sub>	Push-pull R port	V <sub>DD</sub> = 5.5V, V <sub>IN</sub> = 0.4V	—	—	-2	mA					
Input Resistance	R <sub>IN1</sub>	Port K0 with pull-up/pull-down		30	70	150	KΩ					
	R <sub>IN2</sub>	RESET		100	220	450						
Output Leakage Current	I <sub>LO</sub>	Open drain ports P, R	V <sub>DD</sub> = 5.5V, V <sub>OUT</sub> = 5.5V	—	—	2	μA					
Output High Voltage	V <sub>OH</sub>	Push-pull R port	V <sub>DD</sub> = 4.5V, I <sub>OH</sub> = -200μA	2.4	—	—	V					
Output Low Voltage	V <sub>OL2</sub>	Except XOUT XTOUT and ports P1, P2	V <sub>DD</sub> = 4.5V, I <sub>OL</sub> = 1.6mA	—	—	0.4						
Output Low Current	I <sub>OL1</sub>	Ports P1, P2	V <sub>DD</sub> = 4.5V, V <sub>OL</sub> = 1.0V	—	10	—	mA					
Segment Output Resistance	R <sub>OS</sub>	SEG pin	V <sub>DD</sub> = 5V, V <sub>DD</sub> - V <sub>LC</sub> = 3V	3.8	4.0	4.2	V					
Common Output Resistance	R <sub>OC</sub>	COM pin										
Segment/Common Output Resistance	V <sub>O2/3</sub>	SEG / COM pin										
	V <sub>O1/2</sub>											
	V <sub>O1/3</sub>											
Supply Current (in the Normal mode)	I <sub>DD</sub>		Except E2PROM operating V <sub>DD</sub> = 5.5V, f <sub>c</sub> = 4MHz	—	3	6	mA					
	I <sub>DDE</sub>		E2PROM operating V <sub>DD</sub> = 5.5V, f <sub>c</sub> = 4MHz	—	7	15						
Supply Current (in the SLOW mode)	I <sub>DDS</sub>		V <sub>DD</sub> = 3.0V, f <sub>s</sub> = 32.768KHz	—	30	60	μA					
Supply Current (in the HOLD mode)	I <sub>DHH</sub>		V <sub>DD</sub> = 5.5V	—	0.5	10						

Note 1. Typ. values show those at T<sub>opr</sub> = 25°C, V<sub>DD</sub> = 5V.

Note 2. Input Current I<sub>IN1</sub>; The current through resistor is not included, when the input resistor (pull-up/pull-down) is contained.

Note 3. Output Resistance R<sub>OS</sub>, R<sub>OC</sub>; Shows on-resistance at the level switching.

Note 4. V<sub>O2/3</sub>; Shows 2/3 level output voltage, when the 1/4 or 1/3 duty LCD is used.

V<sub>O1/2</sub>; Shows 1/2 level output voltage, when the 1/2 duty or static LCD is used.

V<sub>O1/3</sub>; Shows 1/3 level output voltage, when the 1/4 or 1/3 duty LCD is used.

Note 5. Supply Current I<sub>DD</sub>; V<sub>IN</sub> = 5.3V/0.2V

The K0 port is open when the input resistor is contained.

The voltage applied to the R port is within the valid range.

Note 6. Supply Current I<sub>DDS</sub>; V<sub>IN</sub> = 2.8V/0.2V. Only low frequency clock is only oscillated (connecting XTIN, XTOUT).

Note 7. Supply Current I<sub>DDE</sub>; Supply Current for a read operation only is specified with I<sub>DD</sub>.

## A.C. CHARACTERISTICS


(V<sub>SS</sub> = 0V, V<sub>DD</sub> = 4.5 to 6.0V, T<sub>opr</sub> = - 40 to 70°C)

PARAMETER	SYMBOL	CONDITIONS	Min.	Typ.	Max.	UNIT
Instruction Cycle Time	t <sub>cy</sub>	in the Normal mode	1.9	—	20	μs
		in the SLOW mode	235	—	267	μs
High Level Clock Pulse Width	t <sub>WCH</sub>					
Low Level Clock Pulse Width	t <sub>WCL</sub>	For external clock operation	80	—	—	ns
Shift data Hold Time	t <sub>SDH</sub>		0.5t <sub>cy</sub> - 300	—	—	ns
High Speed Timer/Counter input frequency	f <sub>HT</sub>		—	—	f <sub>c</sub>	MHz
E <sup>2</sup> PROM Rewrite Cycle	N <sub>EW</sub>		10 <sup>4</sup>	—	—	cycles
E <sup>2</sup> PROM Data Retention Time	t <sub>RET</sub>		10	—	—	years

Note. Shift data Hold time :

External circuit for SCK pin and SO pin

Serial port (completion of transmission)




## RECOMMENDED OSCILLATING CONDITIONS

(V<sub>SS</sub> = 0V, V<sub>DD</sub> = 4.5 to 6.0V, T<sub>opr</sub> = - 40 to 70°C)


## (1) 6MHz

Ceramic Resonator

CSA6.00MGU  
KBR-6.00MS(MURATA)  
(KYOCERA)C<sub>XIN</sub> = C<sub>XOUT</sub> = 30pF  
C<sub>XIN</sub> = C<sub>XOUT</sub> = 30pF


## (2) 4MHz

Ceramic Resonator









CSA4.00MG  
KBR-4.00MS(MURATA)  
(KYOCERA)C<sub>XIN</sub> = C<sub>XOUT</sub> = 30pF  
C<sub>XIN</sub> = C<sub>XOUT</sub> = 30pF

## (3) 400KHz

Ceramic Resonator

CSB400B  
KBR-400B(MURATA)  
(KYOCERA)C<sub>XIN</sub> = C<sub>XOUT</sub> = 220pF, R<sub>XOUT</sub> = 6.8KΩ  
C<sub>XIN</sub> = C<sub>XOUT</sub> = 100pF, R<sub>XOUT</sub> = 10KΩ

## TYPICAL CHARACTERISTICS



## INPUT/OUTPUT CIRCUITRY

## (1) Control pins

The input/output circuitries of the 47CE820 control pins are similar to those of the 47C660/860.

## (2) I/O Ports

The input/output circuitries of the 47CE820 I/O ports are shown as belows, any one of the circuitries can be chosen by a code (GA to GF) as a mask option.

PORT	I/O	INPUT/OUTPUT CIRCUITRY and CODE			REMARKS
		GA, GD	GB, GE	GC, GF	
K0	Input				Pull-up/pull-down resistor $R_{IN} = 70\text{K}\Omega$ (typ.) $R = 1\text{K}\Omega$ (typ.)
P1 P2	Output				Sink open drain output Initial "Hi-Z" High current $I_{OL} = 10\text{mA}$ (typ.)
R40 R41	I/O				Sink open darin output Initial "Hi-Z" (Hysteresis) = Input (HTC) $R = 1\text{K}\Omega$ (typ.)
R42 R43 R7	I/O				Sink open drain output Initial "Hi-Z" $R = 1\text{K}\Omega$ (typ.)
R6 R5	I/O	GA, GB, GC Initial "Hi-Z"	GD, GE, GF Initial "High"		Sink open drain output or Push-pull output $R = 1\text{K}\Omega$ (typ.)
R8 R9	I/O				Sink open drain output Initial "Hi-Z" Hysteresis input $R = 1\text{K}\Omega$ (typ.)