


Figure 1. Pinout Diagram



TriQuint's TQ2060 is a high-frequency clock generator. It utilizes a 35 MHz to 50 MHz TTL input to generate a 350 MHz to 500 MHz PECL output. The TQ2060 has a completely self-contained Phase-Locked Loop (PLL) running at 700 MHz to 1000 MHz. This stable PLL allows for a low period-to-period output jitter of 70 ps (max), and enables tight duty cycle control of 55% to 45% (worst case).

The TQ2060 provides optional 200 ohm on-chip pull-down resistors which are useful if the output is AC-coupled to the device being driven. In order to use these resistors, pin 20 (PDR2) should be connected to pin 21 (QN), and pin 23 (PDR1) should be connected to pin 22 (Q).

Various test modes on the chip simplify debug and testing of systems by slowing the clock output or by bypassing the PLL.

# **TQ2060**

## High-Frequency Clock Generator

#### **Features**

- Output frequency range: 350 MHz to 500 MHz
- One differential PECL output: 600 mV (min) swing
- Common-mode voltage:
   V<sub>DD</sub> -1.2 V (max),
   V<sub>DD</sub> -1.6 V (min)
- Period-to-period output jitter:
   25 ps peak-to-peak (typ)
   70 ps peak-to-peak (max)
- Reference clock input: 35 MHz to 50 MHz TTL-level crystal oscillator
- Self-contained loop filter
- Optional 200-ohm pull-down resistors for AC-coupled outputs
- +5 V power supply
- 28-pin J-lead surface-mount package
- Ideal for designs based on DEC Alpha AXP<sup>™</sup> processors

Figure 2. Simplified Block Diagram




Table 1. Mode Selection

Mode	TEST1	TEST2	TESTIN 1	REFCLK	Q, QN
1(Test)	0	0	f <sub>TESTCLK</sub>	"don't care"	f <sub>REFCLK</sub> <sup>2</sup> ÷ 20
2 (Test)	0	1	"don't care"	"don't care"	0, 1
3 (Test)	1	0	f <sub>TESTCLK</sub>	"don't care"	f <sub>TESTCLK</sub> ÷ 2
4 (Bypass)	1	1	0	f <sub>REFCLK</sub>	f <sub>REFCLK</sub>
5 (Normal	1	1	1	f <sub>REFCLK</sub>	10 x f <sub>REFCLK</sub> <sup>3</sup>

Notes: 1. In modes 1 and 3, TESTIN may be used to bypass the PLL. A clock input at TESTIN will be divided as shown.

- 2. REFCLK = 35 MHz to 50 MHz.
- 3. Q, QN = 350 MHz to 500 MHz.

Figure 3. Recommended Layout

(Not to scale)






Table 2. Absolute Maximum Ratings

Storage Temperature	−65°C to +150°C
Ambient temperature with power applied	−55°C to +110°C
Supply voltage to ground potential	-0.5 V to +7.0 V
DC input voltage	-0.5 V to (V <sub>DD</sub> + 0.5) V
DC input current	-30 mA to +5 mA
Package thermal resistance (MQuad)	$\theta_{JA} = 45^{\circ}\text{C/W}$
Die junction temperature	T <sub>J</sub> = 150°C

Note: Stresses above those listed in Absolute Maximum Ratings may cause permanent damage to the device.

The device should be operated only under the DC and AC conditions shown below.

Table 3. DC Characteristics  $(V_{DD} = +5 \ V \pm 5\%, T_A = 0 \circ C \ to \ +70 \circ C)^{1}$ 

Symbol	Description	Test Conditions	Min	Тур	Мах	Unit
$V_{OH}$	Output HIGH voltage	V <sub>CC</sub> = Min PECL load	V <sub>CC</sub> -1.20		V <sub>CC</sub> -0.50	V
V <sub>OL</sub>	Output LOW voltage	V <sub>CC</sub> = Min PECL load	V <sub>CC</sub> -2.00		V <sub>CC</sub> -1.60	V
V <sub>CMO</sub>	Output common mode voltage	PECL	V <sub>CC</sub> -1.60		V <sub>CC</sub> -1.20	V
Δ V <sub>OUT</sub>	Output differential voltage	PECL	0.6		1.2	V
V <sub>IH</sub> <sup>2</sup>	Input HIGH level	Guaranteed input logica HIGH Voltage for all inp				V
V <sub>IL</sub> <sup>2</sup>	Input LOW level	Guaranteed input logica LOW Voltage for all inpu			0.8	V
I <sub>IL</sub>	Input LOW current	$V_{DD} = Max V_{IN} = 0.40 V$	•	-150	-400	μΑ
I <sub>IH</sub>	Input HIGH current	$V_{DD} = Max V_{IN} = 2.7 V$		0	25	μΑ
I	Input HIGH current	$V_{DD} = Max V_{IN} = 5.3 V$		2	1000	μA
I <sub>DDS</sub> <sup>3</sup>	Power supply current	$V_{DD} = Max$		85	120	mA
V <sub>I</sub>	Input clamp voltage	V <sub>DD</sub> = Min I <sub>IN</sub> = -18 m/	Ą	-0.70	-1.2	V

Table 4. Capacitance

Symbol	Description	Test Conditions	Min	Тур	Мах	Unit
$C_{IN}$	Input Capacitance	$V_{IN} = 2.0 \text{ V at f} = 1 \text{ MHz}$		6		pF
C <sub>OUT</sub>	Output Capacitance	V <sub>OUT</sub> = 2.0 V at f = 1 MHz		9		pF

Notes: 1. Typical limits are at  $V_{DD} = 5.0 \text{ V}$  and  $T_A = 25 ^{\circ}\text{C}$ .

- 2. These are absolute values with respect to device ground and include all overshoots due to system or tester noise.
- 3. This parameter is measured with device not switching and unloaded.



#### **TQ2060**

Table 5. AC Characteristics  $(V_{DD} = +5 \text{ V} \pm 5\%, T_A = 0 \,^{\circ}\text{C to} + 70 \,^{\circ}\text{C})$ 

Symbol	Input Clock (REFCLK)	Test Conditions (Figure 5)	Min	Тур	Max	Unit
t <sub>CPWH</sub>	CLK pulse width HIGH	Figure 5	4	_	_	ns
t <sub>CPWL</sub>	CLK pulse width LOW	Figure 5	4	_	_	ns
t <sub>IR</sub>	Input rise time (0.8 V – 2.0	V)	_	_	2.0	ns


Symbol	Output Clock (Q, QN)	Test Conditions (Figures 4 & 5) <sup>1</sup>	Min	Тур	Max	Unit
$t_{OR,} t_{OF}$	Rise/fall time (20% – 80%)	Figure 5	100	220	350	ps
t <sub>CYC</sub>	Duty-cycle	Figure 5	45	50	55	%
t <sub>JP</sub> <sup>2</sup>	Period-to-Period Jitter		_	25	70	ps
t <sub>SYNC</sub> <sup>3</sup>	Synchronization Time		_	10	500	μS

Notes: 1. All measurements are tested with a REFCLK having a rise time of 0.5 ns (0.8 V to 2.0 V).

- 2. Jitter specification is peak to peak. Period-to-Period jitter is the jitter on the output with respect to the output's previous crossing.
- 3.  $t_{SYNC}$  is the time required for the PLL to synchronize and assumes the presence of a CLK signal.

Figure 4. PECL Test Load


Figure 5. REFCLK and Q-QN Timing



$$\frac{t_1}{t_2}$$
 X 100 = 55% to 45%



Figure 6. 28-Pin MQuad J-Leaded Package Mechanical Specification



(All dimensions in inches)

Table 6. 28-Pin MQuad Pin Description


Pin #	Pin Name	Description	1/0
1	NC	No Connect	_
2	NC	No Connect	_
3	NC	No Connect	_
4	NC	No Connect	_
5	NC	No Connect	_
6	NC	No Connect	_
7	GND	Ground	_
8	REFCLK	Reference Clock	I
9	TESTIN	Test Input	I
10	NC	No Connect	_
11	GND	Logic Ground	_
12	VDD	Logic VDD (+5 V)	_
13	NC	No Connect	_
14	TEST1	Test Control 1	

Pin #	Pin Name	Description	1/0
15	TEST2	Test Control 2	1
16	NC	No Connect	_
17	NC	No Connect	0
18	GND	Ground	_
19	EVDD	VDD for ECL Output (+5 V)	_
20	PDR2	Pull-down Resistor 2 (200 $\Omega$ )	I
21	QN	Differential PECL Output (-)	0
22	Q	Differential PECL Output (+)	0
23	PDR1	Pull-down Resistor 1 (200 $\Omega$ )	I
24	GND	Ground	_
25	AGND	Analog Ground	_
26	AVDD	Analog VDD (+5 V)	_
27	NC	No Connect	_
28	NC	No Connect	_



### **Ordering Information**

To order, please specify as shown below:



#### Additional Information

For latest specifications, additional product information, worldwide sales and distribution locations, and information about TriQuint:

Web: www.triquint.com Tel: (503) 615-9000 Email: sales@tqs.com Fax: (503) 615-8900

For technical questions and additional information on specific applications:

Email: applications@tqs.com

The information provided herein is believed to be reliable; TriQuint assumes no liability for inaccuracies or omissions. TriQuint assumes no responsibility for the use of this information, and all such information shall be entirely at the user's own risk. Prices and specifications are subject to change without notice. No patent rights or licenses to any of the circuits described herein are implied or granted to any third party. TriQuint does not authorize or warrant any TriQuint product for use in life-support devices and/or systems.

Copyright @ 1997 TriQuint Semiconductor, Inc. All rights reserved.

Revision 1.0.A October 1997

