# QCOTS<sup>TM</sup> UT7Q512 512K x 8 SRAM

**Data Sheet** 



August, 2002

#### **FEATURES**

- □ 100ns (5 volt supply) maximum address access time
- ☐ Asynchronous operation for compatibility with industrystandard 512K x 8 SRAMs
- ☐ TTL compatible inputs and output levels, three-state bidirectional data bus
- ☐ <u>Typical radiation performance</u>
  - Total dose: 30krad(Si)
    - 30krad(Si) to 300krad(Si), depending on orbit, using Aeroflex UTMC patented shielded package
  - SEL Immune >80 MeV-cm<sup>2</sup>/mg
  - $-LET_{TH}(0.25) = 5MeV-cm^2/mg$
  - Saturated Cross Section (cm<sup>2</sup>) per bit, ~1.0E-7
    - 1.5E-8 errors/bit-day, Adams 90% geosynchronous heavy ion
- ☐ Packaging options:
  - 32-lead ceramic flatpack (weight 2.5-2.6 grams)
- Standard Microcircuit Drawing 5962-99606
  - QML T and Q compliant

#### INTRODUCTION

The QCOTS<sup>TM</sup> UT7Q512 Quantified Commercial Off-the-Shelf product is a high-performance CMOS static RAM organized as 524,288 words by 8 bits. Easy memory expansion is provided by an active LOW Chip Enable (E), an active LOW Output Enable (G), and three-state drivers. This device has a power-down feature that reduces power consumption by more than 90% when deselected.

Writing to the device is accomplished by taking the Chip Enable One (E) input LOW and the Write Enable (W) input LOW. Data on the eight I/O pins (DQ<sub>0</sub> through DQ<sub>7</sub>) is then written into the location specified on the address pins (A<sub>0</sub> through A<sub>18</sub>). Reading from the device is accomplished by taking Chip Enable One (E) and Output Enable (G) LOW while forcing Write Enable (W) HIGH. Under these conditions, the contents of the memory location specified by the address pins will appear on the eight I/O pins.

The eight input/output pins ( $DQ_0$  through  $DQ_7$ ) are placed in a high impedance state when the device is deselected ( $\overline{E}$ , HIGH), the outputs are disabled ( $\overline{G}$  HIGH), or during a write operation ( $\overline{E}$  LOW and  $\overline{W}$  LOW).




Figure 1. UT7Q512 SRAM Block Diagram

#### **PIN NAMES**

A(18:0)	Address
DQ(7:0)	Data Input/Output
Ē	Chip Enable
$\overline{\mathbf{W}}$	Write Enable
G	Output Enable
V <sub>DD</sub>	Power
V <sub>SS</sub>	Ground

A18	1	36	——NC
A16	2	35	A15
A14 ====	3	34	<u> A</u> 17
A12	4	33	w
A7	5	32	A13
A6	6	31	A8
A5	7	30	A9
A4	8	29	A11
$V_{DD}$	9	28	V <sub>SS</sub>
$v_{ss}$	10	27	$=$ $V_{DD}$
A3 ====	11	26	<u> </u>
A2 ====	12	25	<u>—— A</u> 10
A1 ====	13	24	——Ē
A0 ===	14	23	DQ7
DQ0 ===	15	22	DQ6
DQ1 ====	16	21	DQ5
DQ2 ===	17	20	DQ4
DQ3 ====	18	19	——NC

Figure 2a. UT7Q512 100ns SRAM Shielded Package Pinout (36)

	_		
A18	1	32	$ v_{DD}$
A16	2	31	A15
A14	3	30	—— A17
A12	4	29	——w
A7	5	28	A13
A6	6	27	A8
A5	7	26	A9
A4	8	25	A11
A3	9	24	<u> </u>
A2	10	23	A10
A1	11	22	——Ē
A0	12	21	DQ7
DQ0	13	20	DQ6
DQ1	14	19	DQ5
DQ2	15	18	DQ4
V <sub>SS</sub>	16	17	DQ3

Figure 2b. UT7Q512 100ns SRAM Package Pinout (32)

#### **DEVICE OPERATION**

The UT7Q512 has three control inputs called Enable 1 ( $\overline{E}$ ), Write Enable ( $\overline{W}$ ), and Output Enable ( $\overline{G}$ ); 19 address inputs, A(18:0); and eight bidirectional data lines, DQ(7:0). The  $\overline{E}$  Device Enable controls device selection, active, and standby modes. Asserting  $\overline{E}$  enables the device, causes  $I_{DD}$  to rise to its active value, and decodes the 19 address inputs to select one of 524,288 words in the memory.  $\overline{W}$  controls read and write operations. During a read cycle,  $\overline{G}$  must be asserted to enable the outputs.

**Table 1. Device Operation Truth Table** 

G	$\overline{\mathbf{w}}$	Ē	I/O Mode	Mode
X <sup>1</sup>	X	1	3-state	Standby
X	0	0	Data in	Write
1	1	0	3-state	Read <sup>2</sup>
0	1	0	Data out	Read

#### Notes

- 1. "X" is defined as a "don't care" condition.
- 2. Device active; outputs disabled.

## READ CYCLE

A combination of  $\overline{W}$  greater than  $V_{IH}(min)$ ,  $\overline{G}$  and  $\overline{E}$  less than  $V_{IL}(max)$  defines a read cycle. Read access time is measured from the latter of Device Enable, Output Enable, or valid address to valid data output.

SRAM read Cycle 1, the Address Access in figure 3a, is initiated by a change in address inputs while the chip is enabled with  $\overline{G}$  asserted and  $\overline{W}$  deasserted. Valid data appears on data outputs DQ(7:0) after the specified  $t_{AVQV}$  is satisfied. Outputs remain active throughout the entire cycle. As long as Device Enable and Output Enable are active, the address inputs may change at a rate equal to the minimum read cycle time  $(t_{AVAV})$ .

SRAM read Cycle 2, the Chip Enable-Controlled Access in figure 3b, is initiated by  $\overline{E}$  going active while  $\overline{G}$  remains asserted,  $\overline{W}$  remains deasserted, and the addresses remain stable for the entire cycle. After the specified  $t_{ETQV}$  is satisfied, the eight-bit word addressed by A(18:0) is accessed and appears at the data outputs DQ(7:0).

SRAM read Cycle 3, the Output Enable-Controlled Access in figure 3c, is initiated by  $\overline{G}$  going active while  $\overline{E}$  is asserted,  $\overline{W}$  is deasserted, and the addresses are stable. Read access time is  $t_{GLOV}$  unless  $t_{AVOV}$  or  $t_{ETOV}$  have not been satisfied.

## WRITE CYCLE

A combination of  $\overline{W}$  less than  $V_{IL}(max)$  and  $\overline{E}$  less than  $V_{IL}(max)$  defines a write cycle. The state of  $\overline{G}$  is a "don't care" for a write cycle. The outputs are placed in the high-impedance state when either  $\overline{G}$  is greater than  $V_{IH}(min)$ , or when  $\overline{W}$  is less than  $V_{IL}(max)$ .

Write Cycle 1, the Write Enable-Controlled A ccess in figure 4a, is defined by a write terminated by  $\overline{W}$  going high, with  $\overline{E}$  still active. The write pulse width is defined by  $t_{WLWH}$  when the write is initiated by  $\overline{W}$ , and by  $t_{ETWH}$  when the write is initiated by  $\overline{E}$ . Unless the outputs have been previously placed in the high-impedance state by  $\overline{G}$ , the user must wait  $t_{WLQZ}$  before applying data to the nine bidirectional pins DQ(7:0) to avoid bus contention.

Write Cycle 2, the Chip Enable-Controlled Access in figure 4b, is defined by a write terminated by the latter of  $\overline{E}$  going inactive. The write pulse width is defined by  $t_{WLEF}$  when the write is initiated by  $\overline{W}$ , and by  $\underline{t_{ETEF}}$  when the write is initiated by the  $\overline{E}$  going active. For the  $\overline{W}$  initiated write, unless the outputs have been previously placed in the high-impedance state

by  $\overline{G}$ , the user must wait t  $_{WLQZ}$  before applying data to the eight bidirectional pins DQ(7:0) to avoid bus contention.

## TYPICAL RADIATION HARDNESS

## Table 2. Typical Radiation Hardness Design Specifications <sup>1</sup>

<b>Total Dose</b>	30	krad(Si) nominal
Heavy Ion Error Rate <sup>2</sup>	1.5E-7	Errors/Bit-Day

- The SRAM will not latchup during radiation exposure under recommended operating conditions.
- 2. 90% worst case particle environment, Geosynchronous orbit, 100 m ils of

## ABSOLUTE MAXIMUM RATINGS<sup>1</sup>

(Referenced to  $V_{SS}$ )

SYMBOL	PARAMETER	LIMITS
$V_{\mathrm{DD}}$	DC supply voltage	-0.5 to 7.0V
V <sub>I/O</sub>	Voltage on any pin	-0.5 to 7.0V
$T_{STG}$	Storage temperature	-65 to +150°C
$P_{D}$	Maximum power dissipation	1.0W
$T_{\mathrm{J}}$	Maximum junction temperature <sup>2</sup>	+150°C
$\Theta_{ m JC}$	Thermal resistance, junction-to-case <sup>3</sup>	10°C/W
II	DC input current	±10 mA

#### **Notes:**

## RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	LIMITS
$V_{\mathrm{DD}}$	Positive supply voltage	4.5 to 5.5V
$T_{\rm C}$	Case temperature range	-55 to +125°C
$V_{IN}$	DC input voltage	0V to V <sub>DD</sub>

<sup>1.</sup> Stresses outside the listed absolute maximum ratings may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions beyond limits indicated in the operational sections of this specification is not recommended. Exposure to absolute maximum rating conditions for extended periods may affect device reliability and performance.

2. Maximum junction temperature may be increased to +175°C during burn-in and steady-static life.

3. Test per MIL-STD-883, Method 1012.

## $DC\ ELECTRICAL\ CHARACTERISTICS\ (Pre/Post-Radiation)*$

 $(V_{DD} = 5.0V \pm 10\%) (-55$  °C to +125 °C)

SYMBOL	PARAMETER	CONDITION		MIN	MAX	UNIT
V <sub>IH</sub>	High-level input voltage			2.2		V
$V_{\rm IL}$	Low-level input voltage				.8	V
V <sub>OL</sub>	Low-level output voltage	$I_{OL} = 2.1 \text{mA}, V_{DD} = 4.5 \text{V}$			0.4	V
V <sub>OH</sub>	High-level output voltage	$I_{OH} = -1 \text{mA}, V_{DD} = 4.5 \text{V}$		2.4		V
C <sub>IN</sub> <sup>1</sup>	Input capacitance	f = 1MHz @ 0V			10	pF
C <sub>IO</sub> <sup>1</sup>	Bidirectional I/O capacitance	f = 1MHz @ 0V			10	pF
I <sub>IN</sub>	Input leakage current	$V_{SS} \le V_{IN} \le V_{DD}$ , $V_{DD} = V_{DD}$	D (max)	-2	2	μΑ
$I_{OZ}$	Three-state output leakage current	$\begin{aligned} &0V \leq V_{O} \leq V_{DD} \\ &V_{DD} = V_{DD} \ (max) \\ &\overline{G} = V_{DD} \ (max) \end{aligned}$		-2	2	μА
$I_{OS}^{2,3}$	Short-circuit output current	$0V \leq V_O \leq V_{DD}$		-80	80	mA
I <sub>DD</sub> (OP)	Supply current operating @ 1MHz	$\begin{split} & \text{Inputs: V}_{\text{IL}} = \text{V}_{\text{SS}} + 0.8  \text{V}, \\ & \text{V}_{\text{IH}} = 2.2  \text{V} \\ & \text{I}_{\text{OUT}} = 0  \text{mA} \\ & \text{V}_{\text{DD}} = \text{V}_{\text{DD}} \left( \text{max} \right) \end{split}$			50	mA
I <sub>DD1</sub> (OP)	Supply current operating @ 10MHz	Inputs: $V_{IL} = V_{SS} + 0.8V$ , $V_{IH} = 2.2V$ $I_{OUT} = 0 \text{mA}$ $V_{DD} = V_{DD} \text{ (max)}$			100	mA
I <sub>DD2</sub> (SB)	Nominal standby supply current @0MHz	$I_{OUT} = 0mA$	5°C and 25°C		35	μΑ
		$\overline{E} = V_{DD} - 0.5$ $V_{DD} = V_{DD} (max)$ $V_{IH} = V_{DD} - 0.5V$	+125°C		1	mA

<sup>\*</sup> Post-radiation performance guaranteed at 25°C per MIL-STD-883 Method 1019.

1. Measured only for initial qualification and after process or design changes that could affect input/output capacitance.

2. Supplied as a design limit but not guaranteed or tested.

3. Not more than one output may be shorted at a time for maximum duration of one second.

## AC CHARACTERISTICS READ CYCLE (Pre/Post-Radiation)\*

 $(V_{DD} = 5.0V \pm 10\%) (-55$  °C to +125 °C)

SYMBOL	PARAMETER	MIN	MAX	UNIT
$t_{AVAV}^{1}$	Read cycle time	100		ns
t <sub>AVQV</sub>	Read access time		100	ns
t <sub>AXQX</sub> <sup>2</sup>	Output hold time	10		ns
$t_{\rm GLQX}^2$	G-controlled Output Enable time	5		ns
$t_{\rm GLQV}$	G-controlled Output Enable time (Read Cycle 3)		50	ns
$t_{\rm GHQZ}^2$	G-controlled output three-state time		30	ns
t <sub>ETQX</sub> <sup>2,3</sup>	E-controlled Output Enable time	10		ns
t <sub>ETQV</sub> <sup>3</sup>	E-controlled access time		100	ns
$t_{\rm EFQZ}^{1,2,4}$	E-controlled output three-state time		30	ns

Notes: \* Post-radiation performance guaranteed at 25 °C per MIL-STD-883 Method 1019.

- 1. Functional test.
  2. Three-state is defined as a 500mV change from steady-state output voltage (see Figure 3).
  3. The ET (enable true) notation refers to the falling edge of E. SEU immunity does not affect the read parameters.
  4. The EF (enable false) notation refers to the rising edge of E. SEU immunity does not affect the read parameters.




Figure 3. 5-Volt SRAM Loading





Figure 4a. SRAM Read Cycle 1: Address Access



$$\label{eq:assumptions: bound} \begin{split} & \textbf{Assumptions:} & \underline{\hspace{0.5cm}} \\ & 1. \;\; G \leq V_{IL} \; (max) \; \text{and} \; W \geq V_{IH} \; (min) \end{split}$$

Figure 4b. SRAM Read Cycle 2: Chip Enable - Controlled Access




Figure 4c. SRAM Read Cycle 3: Output Enable - Controlled Access

## AC CHARACTERISTICS WRITE CYCLE (Pre/Post-Radiation)\*

 $(V_{DD} = 5.0V \pm 10\%) (-55$  °C to +125 °C)

SYMBOL	PARAMETER	MIN	MAX	UNIT
t <sub>AVAV</sub> 1	Write cycle time	100		ns
t <sub>ETWH</sub>	Device Enable to end of write	80		ns
t <sub>AVET</sub>	Address setup time for write (E - controlled)	0		ns
$t_{AVWL}$	Address setup time for write (W - controlled)	0		ns
$t_{WLWH}$	Write pulse width	60		ns
t <sub>WHAX</sub>	Address hold time for write (W - controlled)	0		ns
t <sub>EFAX</sub>	Address hold time for Device Enable (E - controlled)	0		ns
t <sub>WLQZ</sub> <sup>2</sup>	W - controlled three-state time		30	ns
t <sub>WHQX</sub> <sup>2</sup>	W - controlled Output Enable time	5		ns
t <sub>ETEF</sub>	Device Enable pulse width (E - controlled)	80		ns
t <sub>DVWH</sub>	Data setup time	40		ns
$t_{WHDX}$	Data hold time	0		ns
t <sub>WLEF</sub>	Device Enable controlled write pulse width	80		ns
t <sub>DVEF</sub>	Data setup time	40		ns
t <sub>EFDX</sub>	Data hold time	0		ns
t <sub>AVWH</sub>	Address valid to end of write	80		ns
t <sub>WHWL</sub> <sup>1</sup>	Write disable time	5		ns

Notes:

\* Post-radiation performance guaranteed at 25°C pe\_MIL-STD-883 Method 1019

1. Functional test performed with outputs disabled (G high).

2. Three-state is defined as 500mV change from steady-state output voltage (see Figure 3).






Figure 5a. SRAM Write Cycle 1: Write Enable - Controlled Access



## Assumptions & Notes:

- 1.  $\overline{G} \le V_{I\underline{L}}$  (max). If  $\overline{G} \ge V_{IH}$  (min) then Q(7:0) will be in three-state for the entire cycle.
- 2. Either  $\overline{E}$  scenario above can occur.
- 3. G high for  $t_{\mbox{\scriptsize AVAV}}$  cycle.

Figure 5b. SRAM Write Cycle 2: Chip Enable - Controlled Access



- $1.\ 50 pF\ including\ scope\ probe\ and\ test\ socket\ capacitance.$
- 2. Measurement of data output occurs at the low to high or high to low transition mid-point (i.e., CMOS input = V  $_{\rm DD}/2$ ).

Figure 6. AC Test Loads and Input Waveforms




Figure 7. Low  $V_{DD}$  Data Retention Waveform (100ns)

## **DATA RETENTION CHARACTERISTICS (Pre/Post-Irradiation)**

(T<sub>C</sub> = 25°C, 1 Sec Data Retention Test)

SYMBOL	PARAMETER	MINIMUM	MAXIMUM	UNIT
$V_{DR}$	V <sub>DD</sub> for data retention	4.5		V
I <sub>DDR</sub> <sup>1</sup>	Data retention current		.4	mA
t <sub>EFR</sub> 1,2	Chip deselect to data retention time	0		ns
$t_R^{-1,2}$	Operation recovery time	t <sub>AVAV</sub>		ns

1.  $\overline{E} = V_{SS}$ , all other inputs =  $V_{DR}$  or  $V_{SS}$ .

## DATA RETENTION CHARACTERISTICS (Pre/Post-Irradiation)

 $(T_C = 25^{\circ}C, 10 \text{ Second Data Retention Test})$ 


SYMBOL	PARAMETER	MINIMUM	MAXIMUM	UNIT
V <sub>DD</sub> <sup>1</sup>	V <sub>DD</sub> for data retention	4.5	5.5	V
t <sub>EFR</sub> <sup>2, 3</sup>	Chip select to data retention time	0		ns
t <sub>R</sub> <sup>2, 3</sup>	Operation recovery time	t <sub>AVAV</sub>		ns

1. Performed at  $V_{DD}$  (min) and  $V_{DD}$  (max). 2.  $E = V_{SS}$ , all other inputs =  $V_{DR}$  or  $V_{SS}$ .

3. Not guaranteed or tested.

<sup>2.</sup> Not guaranteed or tested.

## **PACKAGING**




- 1. All exposed metalized areas are gold plated over electroplated nickel per MIL-PRF-38535.
- 2. The lid is electrically connected to  $V_{SS}$ .
- 3. Lead finishes are in accordance to MIL-PRF-38535.
- **A**Lead position and coplanarity are not measured.
- ⚠ID mark\_is vendor option.
- ⚠With solder increase maximum by 0.003".
- 7. Weight 2.5-2.6 grams.

Figure 8. 32-pin Ceramic FLATPACK package


## ORDERING INFORMATION

## 512K x 8 SRAM:



- 1. Lead finish (A,C, or X) must be specified.
  2. If an "X" is specified when ordering, then the part marking will match the lead finish and will be either "A" (solder) or "C" (gold).
- 3. Prototype flow per UTMC Manufacturing Flows Document. Tested at 25°C only. Lead finish is GOLD ONLY. Radiation neither tested nor guaranteed.
- 4. Military Temperature Range flow per UTMC Manufacturing Flows Document. Devices are tested at -55 °C, room temp, and +125 °C. Radiation neither tested nor guaranteed.
- 5. Extended Industrial Temperature Range flow per UTMC Manufacturing Flows Document. Devices are tested at  $-40^{\circ}$ C to  $+125^{\circ}$ C. Radiation neither tested nor guaranteed. Gold Lead Finish Only.

## **512K x 8 SRAM: SMD**



- 1.Lead finish (A,C, or X) must be specified.
- 2.If an "X" is specified when ordering, part marking will match the lead finish and will be either "A" (solder) or "C" (gold).
- 3.Total dose radiation must be specified when ordering.

# NOTES