




FEATURES

- High speed access time : 70,100 ns (max.)
- Low power consumption :
- Operating : 3 mA (Icc1 max.)
Standby : 80uA (max) L-version
15uA (max) LL-version
- Single 1.7-2.2 Vcc power supply
- All inputs and outputs TTL compatible
- Fully static operation
- Three- state outputs
- Data Retention Voltage: 1.0 V (min)
- Data byte controll: LB#(I/O1-I/O8)
UB#(I/O9-I/O16)
- Package : 44-pin 400mil TSOP II
48-pin Ball Tiny BGA (6mmx8mm)
- Product Family : UT62S12816
UT62S12816I

FUNCTIONAL BLOCK DIAGRAM



PIN DESCRIPTION

SYMBOL	DESCRIPTION
A0 - A17	Address Inputs
I/O1 - I/O16	Data Inputs/Outputs
CE#	Chip Select Inputs
WE#	Write Enable Input
OE#	Output Enable Input
LB#	Lower-byte Control(I/O1~I/O8)
UB#	Upper-byte Control(I/O9~I/O16)
Vcc	Power Supply
Vss	Ground
N.C	No Connection


GENERAL DESCRIPTION

The UT62S12816(I) is a 2,097,152-bit low power CMOS static random access memory organized as 131,072 words by 16 bits.


The UT62S12816(I) is designed for low power application. It is particularly well suited for high density low power system application.

The UT62S12816(I) operates from a single 1.7V-2.2V power supply and all inputs and outputs are fully TTL compatible.

PIN CONFIGURATION



TSOP II



**ABSOLUTE MAXIMUM RATINGS***

PARAMETER	SYMBOL	RATING	UNIT
Terminal Voltage with Respect to Vss	VTERM	-0.3 to +3.6	V
Operating Temperature	TA	UT62S12816	0 to +70
		UT62S12816(I)	-40 to +85
Storage Temperature	TSTG	-65 to +150	°C
Power Dissipation	PD	1.0	W
DC Output Current	IOUT	20	mA
Soldering Temperature	T _{SOLDER}	260 • 10	°C • sec

*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to the absolute maximum rating conditions for extended period may affect device reliability.

TRUTH TABLE

MODE	CE#	OE#	WE#	LB#	UB#	I/O1~I/O8	I/O9~I/O16	SUPPLY CURRENT
Not Selected	H	X	X	X	X	Hight-Z	Hight-Z	I _{sb} , I _{sb1}
	X	X	X	H	H	Hight-Z	Hight-Z	I _{sb} , I _{sb1}
Output Disable	L	H	H	X	X	Hight-Z	Hight-Z	I _{cc1} , I _{cc2}
	L	H	H	X	L	Hight-Z	Hight-Z	I _{cc1} , I _{cc2}
Read	L	L	H	L	H	Dout	Hight-Z	I _{cc1} , I _{cc2}
	L	L	H	H	L	Hight-Z	Dout	
	L	L	H	L	L	Dout	Dout	
Write	L	X	L	L	H	Din	Hight-Z	I _{cc1} , I _{cc2}
	L	X	L	H	L	Hight-Z	Din	
	L	X	L	L	L	Din	Din	

Note: H = V_{IH}, L = V_{IL}, X = Don't care.

DC ELECTRICAL CHARACTERISTICS (V_{CC} = 1.7V-2.2V, TA = 0°C to 70°C/-40°C to 85°C (I))

PARAMETER	SYMBOL	TEST CONDITION	MIN.	TYP.	MAX.	UNIT	
Power Voltage	V _{CC}		1.7	1.8	2.2	V	
Input High Voltage	V _{IH}		1.5	-	V _{CC} +0.3	V	
Input Low Voltage	V _{IL}		-0.2	-	0.4	V	
Input Leakage Current	I _{LI}	V _{SS} ≤ V _{IN} ≤ V _{CC}		-	1	μA	
Output Leakage Current	I _{LO}	V _{SS} ≤ V _{I/O} ≤ V _{CC} CE# = V _{IH} (min) OE#(min) = V _{IH} or WE# = V _{IL} (max)	-1	-	1	μA	
Output High Voltage	V _{OH}	I _{OH} = -0.1mA	1.6	-	-	V	
Output Low Voltage	V _{OL}	I _{OL} = 0.1mA	-	-	0.2	V	
Operating Power Supply Current	I _{CC}	CE# = V _{IL} , V _{IN} = V _{IH} or V _{IL} , I _{I/O} = 0mA	-	-	2	mA	
Average Operating Current	I _{CC1}	Cycle time=1us, 100% duty, I/O = 0mA, CE# ≤ 0.2V, V _{IN} ≥ V _{CC} -0.2V or V _{IN} ≤ 0.2V	-	-	3	mA	
	I _{CC2}	Cycle time=min, 100% duty, I/O = 0mA, CE# = V _{IL} , V _{IN} = V _{IH} OR V _{IL}	-	-	25	mA	
Standby Power	I _{SB}	CE# = V _{IH} (min)	-	-	0.3	mA	
Supply Current	I _{SB1}	CE# ≥ V _{CC} -0.2V or	L-Version	-	-	80	uA
			LL-Version	-	-	15	uA

**CAPACITANCE** ($T_A=25^{\circ}\text{C}$, $f=1.0\text{MHz}$)

PARAMETER	SYMBOL	MIN.	MAX.	UNIT
Input Capacitance	C_{IN}	-	6	pF
Input/Output Capacitance	$C_{I/O}$	-	8	pF

Note : These parameters are guaranteed by device characterization, but not production tested.

AC TEST CONDITIONS

Input Pulse Levels	0.2V to $V_{CC}-0.2V$
Input Rise and Fall Times	5ns
Input and Output Timing Reference Levels	0.9V
Output Load	$C_L=30\text{pF}+ 1\text{TTL Load}$

AC ELECTRICAL CHARACTERISTICS ($V_{CC} = 1.7V-2.2V$, $T_A = 0^{\circ}\text{C}$ to $70^{\circ}\text{C}/-40^{\circ}\text{C}$ to $85^{\circ}\text{C}(I)$)**(1) READ CYCLE**

PARAMETER	SYMBOL	UT62S12816(I)-70		UT62S12816(I)-100		UNIT
		MIN.	MAX.	MIN.	MAX.	
Read Cycle Time	t_{RC}	70	-	100	-	ns
Address Access Time	t_{AA}	-	70	-	100	ns
Chip Enable Access Time	$t_{ACE\#}$	-	70	-	100	ns
Output Enable Access Time	t_{OE}	-	35	-	50	ns
UB#,LB# Access Time	t_{BA}	-	70	-	100	ns
Chip Enable to Output in Low-Z	t_{CLZ}^*	10	-	10	-	ns
Output Enable to Output in Low-Z	T_{OLZ}^*	5	-	5	-	ns
UB#,LB# Enable to Output in Low-z	t_{BLZ}	5	-	5	-	ns
Chip Disable to Output in High-Z	t_{CHZ}^*	-	25	-	30	ns
Output Disable to Output in High-Z	t_{OHZ}^*	-	25	-	30	ns
UB#,LB# Disable to Output in High-Z	t_{BHZ}	-	25	-	30	ns
Output Hold from Address Change	t_{OH}	10	-	10	-	ns

(2) WRITE CYCLE


PARAMETER	SYMBOL	UT62S12816(I)-70		UT62S12816(I)-100		UNIT
		MIN.	MAX.	MIN.	MAX.	
Write Cycle Time	t_{WC}	70	-	100	-	ns
Address Valid to End of Write	t_{AW}	60	-	80	-	ns
Chip Enable to End of Write	t_{CW}	60	-	80	-	ns
Address Set-up Time	t_{AS}	0	-	0	-	ns
UB#,LB# Enable to End of Write	t_{BW}	60	-	80	-	ns
Write Pulse Width	t_{WP}	55	-	70	-	ns
Write Recovery Time	t_{WR}	0	-	0	-	ns
Data to Write Time Overlap	t_{DW}	30	-	40	-	ns
Data Hold from End of Write-Time	t_{DH}	0	-	0	-	ns
Output Active from End of Write	t_{OW}^*	60	-	80	-	ns
Write to Output in High-Z	t_{WHZ}^*	0	15	0	15	ns

*These parameters are guaranteed by device characterization, but not production tested.




TIMING WAVEFORMS

READ CYCLE 1 (Address Controlled) (1,2,4)



READ CYCLE 2 (CE#, OE# Controlled) (1,3,5,6)




Notes :


1. WE# is HIGH for read cycle.
2. Device is continuously selected CE#=V_{IL} and UB#=V_{IH} and ,LB# = V_{IL}
3. Address must be valid prior to or coincident with CE# and (UB# and, or LB#) transition now.
4. OE# = V_{IL}.
5. t_{CLZ} , t_{OLZ}, t_{CHZ} , and t_{OHZ} are specified with C_L=5pF. Transition is measured ± 500mV from steady state.
6. At any given temperature and voltage condition, t_{CHZ} is less than t_{CLZ} , t_{OHZ} is less than t_{OLZ}.



WRITE CYCLE 1 (WE# Controlled) (1,2,3,5)



WRITE CYCLE 2 (CE#) (1,2,5)






Notes :

1. WE# or CE# must be HIGH during all address transitions.
2. A write occurs during the overlap of a low CE# and a low WE#.
3. During a WE# controlled with write cycle with OE# LOW, twp must be greater than twhz+tdw to allow the I/O drivers to turn off and data to be placed on the bus.
4. During this period, I/O pins are in the output state, and input signals must not be applied.
5. If the CE# LOW transition occurs simultaneously with or after WE# LOW transition, the outputs remain in a high impedance state.
6. tow and twhz are specified with CL=5pF. Transition is measured ± 500mV from steady state.

DATA RETENTION CHARACTERISTICS (TA = 0°C to 70°C/-40°C to 85°C(I))

PARAMETER	SYMBOL	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
Vcc for Data Retention	VDR	CE# ≥ Vcc-0.2V or	1.0	-	-	V
Data Retention Current	IDR	Vcc=1.0V CE# ≥ Vcc-0.2V or	-	-	5	uA
Chip Disable to Data Retention Time	tCDR	See Data Retention Waveforms(below)	0	-	-	ms
Recovery Time	tr		5	-	-	ms

DATA RETENTION WAVEFORM





UTRON




Preliminary Rev. 0.5

UT62S12816(I)

128K X 16 BIT LOW-POWER CMOS SRAM

PACKAGE OUTLINE DIMENSION

44 PIN 400 MIL TSOP-II PACKAGE OUTLINE DIMENSION



SYMBOLS	DIMENSIONS IN MILLIMETERS			DIMENSIONS IN INCHES		
	MIN	NOM	MAX	MIN	NOM	MAX
A	1.00	—	1.20	0.039	—	0.047
A1	0.05	—	0.15	0.002	—	0.006
A2	0.95	1.00	1.05	0.037	0.039	0.041
b	0.30	0.35	0.45	0.012	0.014	0.018
C	0.12	—	0.21	0.0047	—	0.0083
D	18.313	18.415	18.517	0.721	0.725	0.729
E	11.684	11.836	11.938	0.460	0.466	0.470
E1	10.058	10.160	10.262	0.396	0.400	0.404
e	—	0.800	—	—	0.0315	—
L	0.40	0.50	0.60	0.0157	0.020	0.0236
ZD	—	0.805	—	—	0.0317	—
Ø	Ø	—	Ø	Ø	—	Ø
y	0.00	—	0.076	0.000	—	0.003

1. CONTROLLING DIMENSION : INCH
2. LEAD FRAME MATERIAL : ALLOY 42
3. DIMENSION "D" DOES NOT INCLUDE MOLD FLASH, TIE BAR BURRS AND GATE BURRS. MOLD FLASH, TIE BAR BURRS AND GATE BURRS SHALL NOT EXCEED 0.006 [0.15mm] PER END. DIMENSION "E1" DOES NOT INCLUDE INTERLEAD FLASH. INTERLEAD FLASH SHALL NOT EXCEED 0.010 [0.25mm] PER SIDE.
4. DIMENSION "b" DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.003 [0.08mm] TOTAL IN EXCESS OF THE "b" DIMENSION AT MAXIMUM MATERIAL CONDITION. DAMBAR CANNOT BE LOCATED ON THE LOWER RADIUS OR THE FOOT. MINIMUM SPACE BETWEEN PROTRUSION AND AN ADJACENT LEAD TO BE 0.0028 [0.07mm]
5. TOLERANCE : ±0.010 [0.25mm] UNLESS OTHERWISE SPECIFIED.
6. OTHERWISE DIMENSION FOLLOW ACCEPTABLE SPEC.
7. REFERENCE DOCUMENT : JEDEC SPEC MS-024




UTRON

Preliminary Rev. 0.5


UT62S12816(I)

128K X 16 BIT LOW-POWER CMOS SRAM


48 BALL 6.0X8.0mm , 0.75mm BALL PITCH, TFBGA PACKAGE OUTLINE DIMENSION




TOP VIEW (DIE VIEW)




BOTTOM VIEW (BALL SIDE)



SIDE VIEW



DETAIL A



DETAIL B



UTRON

Preliminary Rev. 0.5

UT62S12816(I)

128K X 16 BIT LOW-POWER CMOS SRAM

ORDERING INFORMATION

PART NO.	ACCESS TIME (ns)	STANDBY CURRENT (μA) max	PACKAGE
UT62S12816MC-70L	70	80	44PIN TSOP-II
UT62S12816MC-70LL	70	25	44PIN TSOP-II
UT62S12816BS-70L	70	80	48PIN BGA
UT62S12816BS-70LL	70	25	48PIN BGA
UT62S12816MC-100L	100	80	44PIN TSOP-II
UT62S12816MC-100LL	100	25	44PIN TSOP-II
UT62S12816BS-100L	100	80	48PIN BGA
UT62S12816BS-100LL	100	25	48PIN BGA