

# 1.0 Product Description

## 1.1 Functional Overview


The VSC9112 is a dual-mode STS-48c/AU-4-16c SONET/SDH to packet/ATM framing device. In the POS (packet over SONET) mode, the device can be used in equipment interconnecting IP/PPP/HDLC equipment over public or private SONET/SDH networks. Similarly, in the ATM over SONET (ATM) mode, this device can be used in equipment interconnecting ATM switches. Features of the VSC9112 include: full insertion/extraction of the transport overhead, bit error rate and extensive SONET/packet/cell performance monitoring, packet/cell filtering and discarding functionalities, JTAG TAP controller, and an 8-bit CPU interface with eight general purpose I/O ports.

When used in conjunction with a high-speed mux/demux transceiver, this device provides a complete physical layer solution for packet/ATM over SONET/SDH, LAPS (ITU COM 7-224), and certain Ethernet over SONET/SDH applications at the STS-48/STM-16 line rate. In addition, this device provides the interface for higher bandwidth applications at STS-192/STM-64 line rates. The VSC9112 integrates the following major functional blocks, illustrated in Figure 1.1.

- 16-bit SONET/SDH Line-Side Interface
- 32-bit Packet/UTOPIA Drop-Side Interface
- Packet/ATM Mapping/Demapping
- SONET/SDH Section, Line, and Path SPE/VC Overhead Processing

- Transport Overhead Insertion/Extraction
- SONET/SDH Section and Path Trace Buffers
- Generic 8-Bit Microprocessor Interface
- Bit Error Rate Monitor
- JTAG Test Access Port

G56048-0, Rev 1.0 VSC9112



1.0 Product Description



## 1.2 VSC9112 Functional Blocks

The VSC9112 is partitioned into the functional blocks shown in Figure 1.1. The bullets below define the essential function of the data transmit and receive blocks. The sections following the bullets summarize the key features of each functional block in Figure 1.1.

- Line Side Interface (LIF) is the interface between front-end line mux/demux and the VSC9112 device. The primary external interfaces for the LIF block are two 16-bit busses, one to transmit and one to receive data.
- Section overhead processing (RSOP) responsibilities in the receive (Rx) flow are frame synchronization and descrambling, plus Section alarms and error monitoring. Transmit (Tx) Section overhead processing (TSOP) operations include frame pattern generation with scrambling, and alarm and Section error insertion.
- The Rx flow portion of the Line overhead processing blocks (RLOP/TLOP) handles Line
  alarm and error monitoring, automatic protection switching, and synchronization status
  extraction on the Rx flow. Line overhead processing in the Tx flow include Line alarm
  insertion, error code insertion, automatic protection switching insertion, and
  synchronization status insertion.
- Rx flow functions in the Path overhead processing blocks (RPOP/TPOP) include pointer interpretation, Path overhead extraction, and monitoring Path alarms. Tx functions for Path overhead processing are pointer generation, error code (B3) insertion, and status backreporting.
- Packet processing is handled by the RPP/TPP blocks (which also contain the RACP/TACP ATM Cell processing blocks, described next). Packet processing includes PPP/HDLC framing and deframing when the VSC9112 is used in Packet-over-SONET/SDH applications. In the Rx path, this includes HDLC frame boundary alignment, decompression of the PPP Octet-Stuffing procedure, detection of short/long packets, FCS checking, and abort sequence detection. Tx functions are PPP packet encapsulation, PPP octet stuffing, generation of HDLC frames, FCS generation, and scrambling. Various diagnostic and performance monitoring features are also provided in these blocks.



- The ATM cell processing blocks (RACP/TACP) perform ATM cell mapping and
  demapping for ATM-over-SONET/SDH applications. Rx flow functions include ATM
  cell boundary alignment (cell delineation), idle/unassigned cell filtering, single bit error
  correction in cell headers, cell payload descrambling, and performance monitoring. Tx
  flow functions include HEC field generation for ATM cell headers, cell rate adaptation
  using idle/unassigned cells, and cell payload scrambling.
- The receive/transmit FIFOs (Rx FIFO/Tx FIFO) provide clock domain synchronization and buffering between the SONET/SDH transmission path and the drop-side ATM/packet FIFO interface. FIFO overrun/underrun conditions are detected, and programmable full/empty flags are provided.
- The overhead access port (ROAP/TOAP) blocks enable extraction and insertion of transport overhead octets for SONET/SDH frames.
- The SONET/SDH Section/Path trace buffers (SSTB/SPTB) handle extraction and
  insertion of trace messages. The Rx side extracts and compares received messages with
  expected messages and performs persistency checks. The Tx side inserts trace messages.
- The POS-PHY Level 3 Packet Interface/UTOPIA-3 ATM Cell Interface (PIF/UIF)
  block provides a physical drop-side user-interface between a packet/ATM network and
  the SONET/SDH flows in the VSC9112 device. The primary external interfaces for the
  PIF/UIF block are two 32-bit busses, one to transmit and one to receive data.
- The bit error rate monitor (BERM) block provides overall performance monitoring for the link, measuring BERs down to 10-10.
- The JTAG test access port (JTAG TAP) enables external boundary scan compliant with the IEEE 1149.1 Standard Test Port and Boundary Scan Architecture standard.
- This generic microprocessor interface (CPU) facilitates all device configuration, status and performance information extraction, and test-mode operations.

#### 1.2.1 Line Side Interface (LIF)

Programmable parity bit (even or odd) for incoming and outgoing data paths

Page 4 1.0 Product Description

VSC9112

- Programmable reference clock output (8kHz, 19MHz, 38MHz, or 78MHz) derived from and frequency-locked with the receive clock
- Programmable reference clock output (8kHz, 19MHz, 38MHz, or 78MHz) derived from and frequency-locked with the transmit clock
- Dedicated input for Loss of Optical Carrier (LOPC) alarm monitoring
- TLSYNC, RLFP and TLFP pins for STS-192/STM-64 applications

## 1.2.2 Receive Section Overhead Processor (RSOP)

- Supports frame alignment via A1/A2 frame pattern recognition in incoming data stream or dedicated RLFP external frame pulse input (intended for STS-192 applications)
- Supports 12-, 24-, or 48-bit A1/A2 framing patterns
- Out Of Frame (OOF) and Loss Of Frame (LOF) alarm condition detection
- Issues alarms for Loss Of Frame (LOF) condition based on programmable monitoring of OOF condition
- Optionally descrambles the incoming data stream with a generating polynomial of  $1 + x^6 + x^7$  and a sequence length of 127
- Detects and accumulates Section BIP-8 errors from the B1 octet of received frames (supports both individual- and block-mode accumulation)
- Monitors for absence of transitions or "all-zero" pattern in the incoming data stream prior to descrambling
- Provides programmable detection and termination criteria for Loss Of Signal (LOS) condition
- Supports insertion of Line Alarm Indication Signal (AIS-L; i.e., all "1s" in the line side receive data stream except for Section overhead). AIS-L insertion can be automatically triggered on detection of LOS, LOF, or Loss of Optical Carrier (LOPC) conditions.



- Enables extraction of the entire Section overhead via the Receive Overhead Access Port (ROAP)
- Extracts J0, E1, F1, and D1-D3 octets from Section overhead, and subsequently inserts them into octets on special purpose output ports in the ROAP block

### 1.2.3 Receive Line Overhead Processor (RLOP)

- Extracts and filters Line Remote Defect Indication (RDI-L) and Line Alarm Indication Signal (AIS-L) alarms from received K2 octets (supports programmable filtering constraints)
- Detects and accumulates Line BIP-384 errors from received B2 octets (supports both individual- and block-mode accumulation)
- Detects and accumulates Line Remote Error Indications (REI-L) from received M1 octets (supports both individual- and block-mode accumulation)
- Extracts and filters Synchronization Status (SS) from received S1 octets (supports "unstable/mismatch" alarms and programmable filtering constraints)
- Extracts and filters K1/K2 Automatic Protection Switching (APS) octets (supports "unstable" alarms and programmable filtering constraints)
- Optionally extracts Line overhead via the ports in the ROAP block
- Extracts D4-D12, S1, E2, and K1-K2 octets from Line overhead, and subsequently inserts
  them into octets on the special purpose output ports in the ROAP block

## 1.2.4 Receive Path Overhead Processor (RPOP)

- Extracts and interprets H1 H2 pointer octets which are used to define the SONET SPE (synchronous payload envelope) or SDH VC (virtual container) according to ANSI T1.105 and ITU-T G.707 recommendations
- Monitors H1 H2 octets for concatenation indication (CI)

Page 6 1.0 Product Description

VSC9112

- Provides diagnostic pointer functions
- Supports Path Alarm Indication Signal (AIS-P) and Loss of Pointer (LOP-P) alarm declaration
- Detects and accumulates Path BIP-8 errors from received B3 octets (supports both individual- and block-mode accumulation)
- Detects and accumulates Path Remote Error Indications (REI-P) from received G1 octets (supports both individual- and block-mode accumulation). Up to 64000 individual errors can be detected per second.
- Programmable detection of Path Remote Defect Indications (RDI-P) from received G1 octets
- Programmable detection and alarm generation for Path Signal Label from received C2 octets

## 1.2.5 Receive Packet Processor (RPP)

- Programmable identification of the HDLC Flag Sequence
- Programmable detection and discard of invalid frames
- Programmable expected Control Escape and Octet Destuffing Mask
- Programmable expected Address and Control fields
- Programmable Protocol field declaration and processing
- Detects Abort Sequence in incoming HDLC frames
- Verifies the received Frame Check Sequence (FCS) field
- The Frame Check Sequence (FCS) can be generated using two methods:
  - Using the 16-bit, CRC-CCITT generating polynomial  $1 + x^5 + x^{12} + x^{16}$

#### VSC9112



- Using the 32-bit, CRC-32 generating polynomial  $1 + x + x^2 + x^4 + x^5 + x^7 + x^8 + x^{10} + x^{11} + x^{12} + x^{16} + x^{22} + x^{23} + x^{26} + x^{32}$
- Descrambles received data using self-synchronizing scrambler (SSS) polynomial  $1 + x^{43}$  (full and/or partial descrambling can be independently enabled or disabled)
- Programmable long- and short-packet checking
- Programmable support for Self Describing Padding
- Optional storage of PPP Protocol field in Rx FIFO
- 4096 word Rx FIFO accommodates up to 16380 PPP Protocol/Information field octets
- Two different programmable definitions for received "errored" HDLC frames
- Programmable packet discard and error marking filter.
- 32-bit performance monitoring counters to observe:
  - Aborted HDLC frames received
  - FCS errored HDLC frames received
  - Empty HDLC frames received
  - Received HDLC frames with Address-Control-compression found
  - Long or short packets received
  - Invalid frames received
  - Octets received before or after octet destuffing
  - Frames received, excluding invalid frames
  - Packets discarded by label filtering
  - Error-marked packets from label filtering
  - Packets stored in the Rx FIFO
  - Error-marked packets stored in the Rx FIFO
  - Packet octets stored in the Rx FIFO
  - PPP padding octets received
- SPE Transparent Mode passes the SONET STS-48c SPE or SDH STM-16 AU-4-16c payload directly to the Rx FIFO without processing

Page 8 1.0 Product Description



## 1.2.6 Receive ATM Cell Processor (RACP)

- Cell Delineation is completed using a shortened cyclic code with the generating polynomial  $1 + x + x^2 + x^8$ . The coset polynomial  $1 + x^2 + x^4 + x^8$  can be added to the calculated HEC check bits before comparison.
- Supports single-bit header error correction, as well as programmable cell dropping during single or multiple error detection
- Optional descrambling of the 48-octet information field using the self-synchronizing descrambler polynomial  $1+\mathbf{x}^{43}$
- Cell filtering via programmable GFC, PTI, or CLP fields
- Detection and monitoring of correctable and uncorrectable HEC errors, as well as the number of cells written to the Rx FIFO
- Rx FIFO accommodates up to eight ATM cells

#### 1.2.7 Drop Side POS/ATM Interface (PIF/UIF)

- Standards-compliant POS (packet over SONET/SDH) interface
- Programmable parity bit (even or odd) for transmit and receive data paths
- Packet interface supports word- and packet-level transfer modes
- DTPA signal output to indicate "level" of the Tx FIFO word count based on programmable high and low "water marks"
- Tx/Rx FIFOs can be reset or flushed via the CPU interface
- Single standards-compliant PHY UTOPIA-3 interface for ATM applications
- Supports two ATM cell formats: 52-octet cells or 56-octet cells that include HEC
- UTOPIA-3 interface supports word- or cell-level flow control



## 1.2.8 Transmit ATM Cell Processor (TACP)

- ATM cells are mapped to SONET STS-48c SPEs or SDH STM-16 AU-4-16cs.
   Programmable idle/unassigned cells are inserted into the cell stream.
- Optional scrambling of the 48-octet information field using the self-synchronizing scrambling polynomial  $1 + x^{43}$
- HEC generator carries out CRC-8 calculations over the first four header octets using the generating polynomial  $1 + x + x^2 + x^8$ , and the coset polynomial  $1 + x^2 + x^4 + x^6$  can be added to the result. The HEC can then be optionally inserted into the fifth octet of cell headers as they are read from the Tx FIFO.
- Tx FIFO accommodates up to eight ATM cells

#### 1.2.9 Transmit Packet Processor (TPP)

- Programmable insertion of HDLC Flag Sequence octet
- Programmable value for minimum Flag Sequence octets to separate HDLC frames
- HDLC Address-Control-compression insertion control mechanism
- Programmable Address field insertion after start of Flag Sequence
- Programmable Control field insertion after start of Address field
- The Frame Check Sequence (FCS) can be generated using two methods:
  - Using the 16-bit, CRC-CCITT generating polynomial  $1 + x^5 + x^{12} + x^{16}$
  - Using the 32-bit, CRC-32 generating polynomial

$$1 + x + x^2 + x^4 + x^5 + x^7 + x^8 + x^{10} + x^{11} + x^{12} + x^{16} + x^{22} + x^{23} + x^{26} + x^{32}$$

 Octet Stuffing, or "escaping", can be applied after FCS generation and partial scrambling, if enabled. The Control Escape octet and Octet Stuffing Mask are programmable. The Asyc-Control-Character-Map (ACCM) can accommodate a maximum of five octet values, and each value can be individually enabled or disabled.

Page 10 1.0 Product Description

- Transmitted data is scrambled using a self-synchronizing scrambler (SSS) polynomial  $1 + x^{43}$ . Full and/or partial scrambling can be independently enabled or disabled.
- The inserted PPP Protocol field can be extracted from the Tx FIFO or internallygenerated with a programmable size and value.
- The Tx FIFO is programmable over a range from 1 to 4095 words, or up to 16380 octets
  of data. All valid packet octets stored in the Tx FIFO are read out and mapped to PPP
  Protocol/Information fields of generated PPP/HDLC frames.
- Supports packet- and word-based Tx PIF/UIF transfer modes
- The TXF\_ERR signal enables errors to be inserted into the FCS, or the transmitted HDLC frame to be aborted.
- Transmitted Address, Control or Protocol fields can be XORed with a programmable mask value via the CPU interface for diagnostic purposes.
- 32-bit performance monitoring counters can be programmed to observe:
  - Octets read from the Tx FIFO
  - Good HDLC frames transmitted (i.e., non-aborted, non-FCS errored)
  - Aborted HDLC frames transmitted
  - FCS Errored HDLC frames transmitted
  - Long or short packets read from the Tx FIFO
  - Empty HDLC frames transmitted
  - Octets before or after octet-stuffing (excluding Abort sequences)

## 1.2.10 Transmit Path Overhead Processor (TPOP)

- H1 H2 pointer octets can be programmed to support SONET or SDH
- Pointer diagnostic functions are provided, and the remaining 47 H1 H2 octets are programmable
- Path BIP-8 is computed and inserted in the B3 octet. B3 errors can be inserted for diagnostics.



- The number of Path BIP-8 errors detected in the Receive Path Overhead Processor (RPOP) is backreported as Path Remote Error Indications (REI-P) for insertion in G1 octets (supports both individual- and block-mode accumulation).
- Path Remote Defect Indications (RDI-P) insertion is optionally enabled or disabled for the following alarms: LOS, LOF, AIS-L, AIS-P, LOP-P, TIM-P, UNEQ-P, LCD-P and PLM-P. Current and previous RDI-P formats are supported.
- Programmable Path Signal Label (C2) and Path trace (J1) octets
- Programmable F2, H4, Z3, Z4, and Z5 octets

#### 1.2.11 Transmit Line Overhead Processor (TLOP)

- Generates and inserts programmable K1 K2 Automatic Protection Switching (APS) octets in the outgoing data stream
- Generates and inserts Line Remote Defect Indication (RDI-L) in the outgoing data stream on detection of LOS, LOF, or AIS-L alarms in the receive stream
- Calculates and inserts Line BIP-384 code in outgoing B2 octets of the current frame (insertion of B2 errors can be forced for diagnostics purposes)
- Enables the number of Line BIP-384 errors detected in the Receive Line Overhead Processor (RLOP) to be backreported via Line REI in the M1 octet (up to 255 errors can be backreported per frame in individual mode)
- Supports individual- and block-mode backreporting via the M1 octet (insertion of M1 errors can be forced for diagnostics purposes)
- Provides for insertion of a programmable Synchronization Status (SS) value in the S1 octet
- Inserts octets present at the special purpose ports of the Transmit Overhead Access Port (TOAP) into the D4-D12, E2, S1, K1 and K2 octets of the outgoing Line overhead
- Enables all reserved Line overhead octets (i.e., for future national or international standards) to be overwritten as 0x00

Page 12 1.0 Product Description



H1, H2, and H3 octets from the Transmit Overhead Access Port (TOAP) can be inserted
into the H1, H2, and H3 overhead octets, or applied as an error mask to the H1, H2, and
H3 overhead octets

#### 1.2.12 Transmit Section Overhead Processor (TSOP)

- Supports insertion of Line Alarm Indication Signal (AIS-L; i.e., all "1s" in the line-side transmit data stream except for Section overhead). AIS-L insertion can be automatically triggered by activity on the special purpose serial interfaces.
- Computes and inserts the Section BIP-8 code in B1 octets of transmitted frames (insertion of B1 errors can be forced for diagnostics purposes)
- Generates and inserts A1 A2 framing octets in transmitted frames (insertion of framing bit errors can be forced for diagnostics purposes)
- J0 octet supports both SONET and SDH formats, or can be programmed to a fixed value compatible with older equipment using C1 identification octets
- Z0 growth octets supports both SONET and SDH formats, or can be programmed to carry C1 identification octets for compatibility with older equipment
- Optionally scrambles the outgoing data stream with a frame-synchronous scrambler of a sequence length of 127 and a generating polynomial of  $1 + x^6 + x^7$
- Supports forced insertion of all "0s" (LOS) in the outgoing data stream after scrambling for diagnostic purposes
- Enables octets present at the special purpose input ports in the TOAP block to be inserted into the D1-D3, E1, F1 and J0 octets of the outgoing Section overhead
- Enables all reserved Section overhead octets (i.e., for future national or international standards) to be written as 0x00
- Optionally generates a position programmable frame pulse aligned with the outgoing data stream



#### 1.2.13 Receive Overhead Access Port (ROAP)

- Provides two identical, independent special purpose ports to enable extraction of special purpose octets and certain SONET/SDH alarms specific to Automatic Protection Switching (APS) from the transport overhead
- Outputs the RSPFP frame pulse signal, as well as clocks and control signals associated with each output stream.
- Enables acquisition of the entire Section/Line transport overhead via the nibble output port RTOH[3..0]

#### 1.2.14 Transmit Overhead Access Port (TOAP)

- Provides two identical, independent special purpose ports to enable insertion of special purpose octets and certain SONET/SDH alarms specific to Automatic Protection Switching (APS) into the transport overhead
- Enables selective insertion of acquired transport overhead octets into corresponding transmitted overhead octets of the SONET/SDH frame via the nibble input port TTOH[3..0]

## 1.2.15 SONET/SDH Section/Path Trace Buffers (SSTB/SPTB)

- Supports three different Section trace message formats (transported in the J0 octet) in both the transmit and receive directions (i.e., single octet SONET messages, 16-octet SDH messages, or 64-octet SONET CLLI messages)
- Checks received Section trace messages for persistency and issues a "mismatch" alarm if required

# 1.2.16 Microprocessor Interface (CPU)

 Read/write support for all configuration bits, and access regardless of device clock source status (except reset state)

Page 14 1.0 Product Description



- Configuration bits include selection bits, interrupt masking bits, and programmable counter/control values
- Provides eight programmable General Purpose Input/Output (GPIO) ports for monitoring and controlling external signals
- All GPIOs support bistable interrupts when configured as input ports
- Clock activity monitors are available on all input clocks

## 1.2.17 Bit Error Rate Monitor (BERM)

- Bit error rate monitoring based on Line BIP (B2 octet) error codes (measurement precision down to 10<sup>-10</sup>)
- Four independent BER monitors with individual programmable accumulation periods, saturation thresholds (i.e., maximum number of errors that can be accumulated per frame), and alarm thresholds
- BER Signal Degrade (BER-SD) alarm is provided for BER monitors 1 and 2
- BER Signal Fail (BER-SF) alarm is provided for BER monitors 3 and 4

#### 1.2.18 JTAG Test Access Port (JTAG TAP)

The JTAG test access port (TAP) enables external boundary scan to be performed in compliance with the IEEE 1149.1 Standard Test Port and Boundary Scan Architecture Standard

# 1.3 Applications

The VSC9112 facilitates the development of highly-integrated, single-board STS-48/STM-16 with concatenated payload to packet/ATM interface line cards. In the POS (packet over SONET) mode, the device can be used to interconnect IP/PPP/HDLC equipment to public or private SONET/SDH networks. Similarly, in the ATM over SONET (ATM) mode, this device can be used to interconnect ATM switches. The VSC9112 is an ideal platform for developing highly-integrated switches, routers, hubs; WAN equipment; and test systems.



## 1.3.1 Typical System Utilization

The VSC9112 line interface is compatible with PECL-based 16-bit mux/demux devices. Figure 1.2 shows a top-level view of a typical ATM or packet over SONET application for the VSC9112.




Figure 1.2. Typical ATM- or packet-to-SONET Interface Application

#### 1.3.2 Loopback Configurations

System development and test are simplified via three internal loopback modes. These include equipment, facility, and packet/UTOPIA loops (see Figure 1.3). The VSC9112's facility loopback mode enables the device to be used for regeneration applications. In this capacity, connections to the device's drop side are not required. In equipment and drop loop modes, external clock sources are muxed internally.

Page 16 1.0 Product Description




Figure 1.3. VSC9112 Internal Loopback Paths

- Facility Loopback connects the LIF block receive input directly back to the LIF transmit output. The RLCLK/TLCLK are required and the frequency of RLCLK must be equal to TLCLK.
- Equipment Loopback connects the data path output from the TSOP block (transmit direction) back to the input of the RSOP block (receive direction). The RLCLK/TLCLK and RFCLK/TFCLK are required and the frequency of RLCLK must be equal to TLCLK.
- Packet/Cell Loopback connects the output from the Tx FIFO in the TPP/TAPC block to
  the input of the Rx FIFO in the RPP/RAPC block. The RLCLK/TLCLK are required
  and the frequency of RLCLK must be equal to TLCLK.



## 1.4 Pin Definitions

Figure 1.4 identifies the external ball pads in the 352-pin BGA package. Table 1.1 provides a detailed functional description of all hardware signal pins in the device.




Figure 1.4. VSC9112 352 BGA Ball Pad Identification

Page 18 1.0 Product Description



Table 1.1. Hardware Signal Definitions (1 of 11)

	Die Labat	Deal	1/0	T	Ciamal Nama	Provide land
	Pin Label	Pad	I/O	Туре	Signal Name	Description
	RLCLK- RLCLK+	C7 D8	I	PECL	Parallel Line Receive Clock	This is the reference clock input for the parallel line receive data RLIN[150]+/ The nominal frequency is 155.52MHz for STS-48c/STM-16 AU-4-16c operation. RLCLK+ is the true signal value.
Line Interface (LIF) Signals	RLIN[0]- RLIN[0]+ RLIN[1]- RLIN[1]+ RLIN[2]- RLIN[3]- RLIN[3]+ RLIN[4]- RLIN[4]- RLIN[5]- RLIN[5]- RLIN[6]- RLIN[6]- RLIN[6]+ RLIN[7]- RLIN[8]- RLIN[8]- RLIN[8]- RLIN[10]- RLIN[10]- RLIN[11]- RLIN[11]- RLIN[11]- RLIN[11]- RLIN[12]- RLIN[13]- RLIN[14]- RLIN[15]- RLIN[15]- RLIN[15]- RLIN[15]- RLIN[15]-	H2 J3 G1 H3 G3 H4 F1 G2 F3 G4 E1 F2 E3 F4 D1 E2 D3 E4 C1 D2 B4 A3 D5 C4 B5 A4 D6 C5 B6 A5 D7 C6 B7 A6		PECL	Parallel Line Receive Data  Parallel Line Receive Parity	This is the parallel line-side receive data bus for the incoming STS-48c/STM-16 AU-4-16c data stream. RLIN[15] is the most significant and first bit arriving bit on the serial data stream. RLIN[150] is sampled on the rising edge of RLCLK+. RLIN[150]+ are the true signal values.  This is a programmable (even/odd) parity bit for parallel line receive data RLIN[150] (optionally includes RLFP). RLPRTY is sampled
	RLFP- RLFP+	A7 C8	I	PECL	Parallel Line Receive Frame Pulse	on the rising edge of RLCLK+. RLPRTY+ is the true signal value.  This is a frame-reference signal for the receive line interface. RLFP can be used to synchronize the receive processor instead of the internal A1/A2 pattern recognition circuit. RLFP is sampled on the rising edge of RLCLK+. RLFP is intended for STS-192/STM-64 applications.
	RXRCLK	B8	0	TTL	Receive Reference Clock	This reference clock output derived from RLCLK is programmable to operate at 78MHz, 38MHz, 19MHz, or 8kHz frequencies.
	LOPC	С9	I	TTL	Loss of Optical Carrier	This input is used to monitor the optical carrier signal status, and detected changes which can be used to generate interrupts. This enables the optical signal to be monitored via the device CPU interface. When LOPC is asserted, the receive processor is optionally clocked by the transmit clock (derived from TLCLK).



Hardware Signal Definitions (2 of 11) Table 1.1

			- 3			
	Pin Label	Pad	I/O	Type	Signal Name	Description
	CLKRSTEN	D10	I	TTL	Clock Reset	Asserting CLKRSTEN halts all primary clock outputs (TXRCLK,
					Enable	RXRCLK, RSPCLK1, RSPCLK2, RTOHCLK, TSPCLK1, TSPCLK2, and TTOHCLK) during master reset. If deasserted, all
						primary clock outputs run normally during master reset.
	TLCLK-	AC2	ı	PECL	Parallel Line	This is the reference clock input for the parallel line-side transmit
	TLCLK+	AD1			Transmit Clock	flow carried in TLOUT[150]+/ The nominal frequency is
						155.52MHz for STS-48c/STM-16 AU-4-16c operation. TLCLK+ is
	TLOUKOUT	AD4		DEOL	Described Co.	the true signal value.
	TLCLKOUT- TLCLKOUT+	AB4 AC3	0	PECL	Parallel Line Transmit Looped	This is the looped TLCLK clock signal. Timing is defined with reference to the TLOUT data bus. The nominal frequency is
	TECEROOT	ACS	U		Clock	155.52MHz for STS-48c/ STM-16 AU-4-16c operation (same as
						TLCLK). TLCLKOUT+ is the true signal value.
	TLOUT[0]-	P2	0	PECL	Parallel Line	This is the parallel line-side transmit data bus for the outgoing
	TLOUT[0]+	P3			Transmit Data Bus	STS-48c/ STM-16 AU-4-16c data stream. TLOUT[15] is the most significant and first transmitted bit on the serial data stream.
	TLOUT[1]- TLOUT[1]+	R3 R2			243	TLOUT[150] generation occurs on the rising edge of TLCLK+.
	TLOUT[1]+	R1				TLOUT[150]+ are the true signal values.
	TLOUT[2]+	P4				
nt.)	TLOUT[3]-	T1				
00)	TLOUT[3]+	R4				
sle	TLOUT[4]-	U2				
Jua	TLOUT[4]+	T3				
Si	TLOUT[5]-	U1 T2				
<u>(</u> -	TLOUT[5]+ TLOUT[6]-	V1				
Line Interface (LIF) Signals (cont.)	TLOUT[6]+	T4				
fac	TLOUT[7]-	V2				
teri	TLOUT[7]+	U3				
l n	TLOUT[8]-	W1				
-in	TLOUT[8]+	U4				
-	TLOUT[9]-	W2				
	TLOUT[9]+ TLOUT[10]-	V3 Y1				
	TLOUT[10]+	W3				
	TLOUT[11]-	Y3				
	TLOUT[11]+	W4				
	TLOUT[12]-	AA1				
	TLOUT[12]+	Y2				
	TLOUT[13]-	AA3				
	TLOUT[13]+ TLOUT[14]-	Y4 AB1				
	TLOUT[14]- TLOUT[14]+	AA2				
	TLOUT[14]+ TLOUT[15]-	AB3				
	TLOUT[15]+	AA4				
	TLPRTY-	AC1	0	PECL	Parallel Line	This is a parity bit (even/odd) for TLOUT[150]+ (optionally
	TLPRTY+	AB2	-		Transmit Parity	includes TLFP). TLPRTY is generated on the rising edge of
						TLCLK+. TLPRTY+ is the true signal value.
	TXRCLK	AF3	0	TTL	Line Transmit	This reference clock output derived from TLCLK is programmable
					Reference Clock	to operate at 78MHz, 38MHz, 19MHz, or 8kHz frequencies.

Page 20 1.0 Product Description



Table 1.1 Hardware Signal Definitions (3 of 11)

	Pin Label	Pad	I/O	Туре	Signal Name	Description
·	TLFP-	AC5	0	PECL	Parallel Line	This is a programmable frame-reference signal for the transmit
l Ħ	TLFP+	AD4		FLCL	Transmit Frame	line-side interface. Three configurations are available, including:
ಶ	ILITT	AD4			Pulse	a single clock-cycle-wide, TLCLK-referenced pulse
als						coincident with the first A1 framing octet present on
g						TLOUT[158];
Si						a single-cycle-wide, TLCLK-referenced clock pulse
≒						coincident with the first payload octet (i.e., the first octet following the last Z0 octet) present on TLOUT[158]; or
e (I						3) a 24-cycle-wide, TLCLK-referenced clock pulse coincident
ac						with all A2 framing octets present on TLOUT[150].
ter						TLFP is generated on the rising edge of TLCLK+. TLFP is
Line Interface (LIF) Signals (cont.)						intended for use in STS-192/STM-64 applications.
ine	TLSYNC-	N2	I	PECL	Transmit	This is a synchronous reset signal for the line-side transmit
-	TLSYNC+	N3			Synchronization	processor. (NOTE: TLSYNC is intended for use in STS-
	TD AT/TUD ATA(0)	DOA		TT1	T	192/STM-64 applications only.)
	TDAT/TUDATA[0] TDAT/TUDATA[1]	R24 T26	I	TTL	Transmit Packet Data Bus	POS Mode: This 32-bit data bus is used to drive four-octet true
	TDAT/TUDATA[1]	R23			(TDATx)	data from the Packet to PHY layer. TDAT[31] is the MSB. Packets are aligned to the 32-bit TDATx boundary.
	TDAT/TUDATA[3]	T25			or	ATM Mode: This 32-bit data bus is used to drive four-octet true
	TDAT/TUDATA[4]	U26			UTOPIA	data from the ATM to PHY layer. TUDATA[31] is the MSB.
	TDAT/TUDATA[5]	T24			Transmit Cell	data from the ATM to FTTT layer. To batta[51] is the MSB.
	TDAT/TUDATA[6]	U25			Data Bus	
	TDAT/TUDATA[7]	T23			(TUDATA <i>x</i> )	
	TDAT/TUDATA[8]	V26				
als	TDAT/TUDATA[9]	U24				
g	TDAT/TUDATA[10]	V25				
Si	TDAT/TUDATA[11]	W26				
Drop Side (PIF/UIF) Transmit Signals	TDAT/TUDATA[12] TDAT/TUDATA[13]	U23 V24				
ıns	TDAT/TUDATA[13]	W25				
ΙË	TDAT/TUDATA[14]	Y26				
Ē	TDAT/TUDATA[16]	W24				
I≅	TDAT/TUDATA[17]	Y25				
	TDAT/TUDATA[18]	AA26				
<u>e</u>	TDAT/TUDATA[19]	W23				
Sio	TDAT/TUDATA[20]	Y24				
8	TDAT/TUDATA[21]	AA25				
۵	TDAT/TUDATA[22]	AB26				
	TDAT/TUDATA[23]	Y23				
	TDAT/TUDATA[24]	AA24				
	TDAT/TUDATA[25] TDAT/TUDATA[26]	AB25 AC26				
	TDAT/TUDATA[26]	AC26 AA23				
	TDAT/TUDATA[28]	AB24				
	TDAT/TUDATA[29]	AC25				
	TDAT/TUDATA[30]	AD26				
	TDAT/TUDATA[31]	AB23				
		AB23				



Hardware Signal Definitions (4 of 11) Table 1.1

	Pin Label	Pad	I/O	Туре	Signal Name	Description
	POS Mode: TPRTY ATM Mode:	AC22	I	TTL	Transmit Bus Parity	<b>POS Mode:</b> TRPRTY is the odd/even (programmable, default odd) parity bit over TDAT[310]. The signal is only valid when asserted simultaneously with TENB.
	TUPRTY					ATM Mode: TUPRTY is the odd/even (programmable, default odd) parity bit over TUDATA[310], driven by the ATM layer. The signal is valid when asserted simultaneously with TUENB*.
	POS Mode: TMOD[1] TMOD[0]	AC24 AD23	I	TTL	Transmit Word Modulo	POS Mode only: These inputs are used to qualify TDATx data octets. The state of TMOD[1,0] defines which of the four TDAT octets contain valid data when both TEOP and TENB are asserted. Non-EOP words always contain four valid TDAT octets.
(:	POS Mode: TSOP ATM Mode: TUSOC	AF24	I	TTL	Transmit Start of Packet or UTOPIA Transmit Start of	<b>POS Mode:</b> TSOP is asserted (active high) by the Packet layer to indicate that TDAT <i>x</i> contains the first valid octet of a new packet. The signal is valid when asserted simultaneously with TENB. The packet interface can be operated without using this signal.
nals (cont					Cell	ATM Mode: TUSOC is asserted (active high) by the ATM layer to indicate that TUDATAx contains the first valid octet of the cell. The signal is only valid when asserted simultaneously with TUENB*.
smit Sig	POS Mode: TEOP	AE23	Ι	TTL	Transmit End of Packet	<b>POS Mode only:</b> TEOP is asserted (active high) by the Packet layer to indicate that TDAT <i>x</i> contains the last valid octet of the packet. Only valid when asserted simultaneously with TENB.
Drop Side (PIF/UIF) Transmit Signals (cont.)	POS Mode: DTPA ATM Mode: TUFULL*/ TUCLAV	AC21	0	TTL	Transmit Polled- PHY Packet Available or Transmit Full/Cell	POS Mode: DTPA transitions high when a programmable minimum number of octets are available in the Tx FIFO. Once high, the DTPA indicates that the Tx FIFO is not full. When DTPA transitions low, it optionally indicates that the Tx FIFO is full or near full.
Drop Side (					Available	ATM Mode: TUFULL*/TUCLAV is indicates "Full" or "Cell Available" status of UTOPIA transmit interface for flow control. TUFULL* is for word-level flow control; TUCLAV is for cell-level flow control. Polarity is selectable via an internal register bit (i.e., TUFULL* active low/TUCLAV active high, or vice versa).
	<i>POS Mode:</i> TERR	AD22	_	TTL	Transmit Error Indicator	POS Mode only: An active TERR flag can be used to force HDLC frame abortion, or insertion of FCS error in the transmitted HDLC/PPP frames. The TERR value is only valid for TEOP-marked words, and is ignored for all other word writes.
	POS Mode: TENB ATM Mode:	AF23	I	TTL	Transmit Write Enable	POS Mode: TENB is used by the Packet layer to indicate cycles when TDATx contains valid packet data (active low).
	TUENB*					ATM Mode: TUENB* is used by the ATM layer to indicate cycles when TUDATAx contains valid cell data (active low).
	POS Mode: TFCLK	AD21	I	TTL	Transmit Write Clock	<b>POS Mode:</b> TFCLK is a reference clock provided by the Packet layer to the PHY layer to synchronize transfers on TDAT x.
	<i>ATM Mode:</i> TUCLK					ATM Mode: TUCLK is a reference clock provided by the ATM layer to the PHY layer to synchronize transfers on TUDATAx.
	POS Mode: TFCLKO	AE22	0	TTL	Transmit Write Clock Looped	POS Mode: TFCLKO is the TFCLK transfer synchronization reference clock from the Packet layer looped out.
	ATM Mode: TUCLKO					ATM Mode: TUCLKO is the TUCLK transfer synchronization reference clock from the ATM layer looped out.

Page 22 1.0 Product Description



Table 1.1 Hardware Signal Definitions (5 of 11)

					``	, 
	Pin Label	Pad	I/O	Type	Signal Name	Description
	RDAT/RUDATA[0]	A24	0	TTL	Recevie Packet	POS Mode: This 32-bit data bus is used to drive four-octet true
	RDAT/RUDATA[1]	D22			Data Bus	data from the PHY to Packet layer. RDAT[31] is the MSB.
	RDAT/RUDATA[2]	C23			(RDATx) or	Packets are aligned to the 32-bit RDAT x boundary.
	RDAT/RUDATA[3]	D24			Receive Cell	ATM Mode: This 32-bit data bus is used to drive four-octet true
	RDAT/RUDATA[4]	E23			Data Bus	data from the PHY to ATM layer. RUDATA[31] is the MSB.
	RDAT/RUDATA[5]	C26			(RUDATAx)	
	RDAT/RUDATA[6]	D25			(1102/11/2)	
	RDAT/RUDATA[7]	E24				
	RDAT/RUDATA[8] RDAT/RUDATA[9]	F23 D26				
	RDAT/RUDATA[9]	E25				
	RDAT/RUDATA[10]	F24				
	RDAT/RUDATA[11]	G23				
	RDAT/RUDATA[12]	E26				
	RDAT/RUDATA[13]	F25				
	RDAT/RUDATA[15]	G24				
<u>s</u>	RDAT/RUDATA[16]	H23				
na	RDAT/RUDATA[17]	F26				
Sig	RDAT/RUDATA[18]	G25				
e,	RDAT/RUDATA[19]	H24				
ej.	RDAT/RUDATA[20]	G26				
Şec	RDAT/RUDATA[21]	H25				
1 (	RDAT/RUDATA[22]	J24				
Drop Side (PIF/UIF) Receive Signals	RDAT/RUDATA[23]	K23				
ĬF/	RDAT/RUDATA[24]	H26				
<u>B</u>	RDAT/RUDATA[25]	J25				
ide	RDAT/RUDATA[26]	K24				
S	RDAT/RUDATA[27]	J26				
ο	RDAT/RUDATA[28]	L23				
□	RDAT/RUDATA[29]	K25				
	RDAT/RUDATA[30]	L24				
	RDAT/RUDATA[31]	K26				
	POS Mode:	D21	0	TTL	Receive Bus	POS Mode: RPRTY is the odd/even (programmable, default
	RPRTY				Parity	odd) parity bit over RDAT[310].
	ATM Mode:					ATM Mode: RUPRTY is the odd/even (programmable, default
	RUPRTY					odd) parity bit over RUDATA[310].
	POS Mode:		0	TTL	Receive Word	<b>POS Mode only:</b> These outputs are used to qualify RDATx
	RMOD[1]	C22			Modulo	data octets. The state of RMOD[1,0] defines which of the four
	RMOD[0]	B23				RDAT octets contain valid data when REOP is asserted. Non- EOP words always contain four valid RDAT octets.
	POS Mode:	A23	0	TTL	Receive Start of	POS Mode: RSOP is asserted (active high) by the Packet layer
	RSOP		-		Packet	to indicate that RDAT <i>x</i> contains the first valid octet of a new
	ATM Mode:				or	packet. The packet interface can be operated without using this
	RUSOC				<b>UTOPIA</b> Receive	signal.
					Start of Cell	ATM Mode: RUSOC is asserted (active high) by the ATM layer
						to indicate that RUDATAx contains the first valid octet of a cell.
						This signal is used to support multiple PHY configurations.



Hardware Signal Definitions (6 of 11) Table 1.1

	Pin Label	Pad	I/O	Туре	Signal Name	Description
	POS Mode: REOP	A21	0	TTL	Receive End of Packet	<b>POS Mode only:</b> REOP is asserted (active high) to indicate that RDAT <i>x</i> contains the last valid octet of the packet.
nt.)	POS Mode: RVAL ATM Mode: RUEMPTY*/ RUCLAV	C21	0	TTL	Receive Data Valid or Receive Empty/Cell Available	POS Mode: RVAL asserted (active high) indicates that the recevie data signals (RDATx, RSOP, REOP, RMOD, RPRTY, and RERR) are valid. When RAL is low, all receive signals are invalid and must be disregarded. RVAL transitions low when the Rx FIFO is empty or the end of a packet is reached, and data will not be removed from the Rx FIFO while RVAL is low. Once deasserted, RVAL remains so until the current PHY has been deselected.
Drop Side (PIF/UIF) Receive Signals (cont.)						ATM Mode: RUEMPTY*/RUCLAV indicates "Empty" or "Cell Available" status of the UTOPIA receive interface for flow control. RUEMPTY* is for word-level flow control; RUCLAV is for cell-level flow control. Polarity is selectable via an internal register bit (i.e., RUCLAV active high/RUEMPTY* active low, or vice versa).
) Receiv	POS Mode: RERR	B22	0	TTL	Receive Error Indicator	POS Mode only: An asserted RERR flag (active high) indicates that the packet contained an error (i.e., abort/FCS error). The RERR flag is only asserted during EOP-marked words.
(PIF/UIF	POS Mode: RENB ATM Mode:	D20	I	TTL	Receive Read Enable	<b>POS Mode:</b> RENB is used by the Packet layer to indicate that the RVAL, RSOP, RPRTY, RDATx, RMODx, REOP, and RERR signals will be sampled at the end of the nest cycle (active low).
rop Side	RUENB*					ATM Mode: RUENB* is used by the ATM layer to indicate that RUDATA, RUSOC, and RPRTY will be sampled at the end of the nest cycle (active low).
	POS Mode:	A22	I	TTL	Receive FIFO Write Clock	<b>POS Mode:</b> RFCLK is a reference clock provided by the Packet layer to the PHY layer to synchronize transfers on RDATx.
	ATM Mode: RUCLK				<i>or</i> Receive Write Clock	ATM Mode: RUCLK is a reference clock provided by the ATM layer to the PHY layer to synchronize transfers on RUDATAx.
	POS Mode: RFCLKO	B21	0	TTL	Receive FIFO Write Clock	<b>POS Mode:</b> RFCLKO is the RFCLK transfer synchronization reference clock looped out.
	ATM Mode: RUCLKO				Looped or Receive Write Clock Looped	ATM Mode: RUCLKO is the RUCLK transfer synchronization reference clock looped out.
p Signals	TXTS	A18	0	TTL	Transmit Time Stamp	TXTS is an active high pulse generated when a cell/packet exits the TPP block. The difference in time between a TXTS pulse and a TSOP/TUSOC pulse can be used to determine transmit FIFO latency.
Time Stamp Signals	RXTS	C17	0	TTL	Receive Time Stamp	RXTS is an active high pulse generated when a new cell/packet arrives in the RPP block. The difference in time between an RXTS pulse and an RSOP/RUSOC pulse is used to determine receive FIFO latency.
ıals	LOS	C16	0	TTL	Loss of Signal	This is a status signal for loss of signal (LOS) detection (active high). LOS status is also indicated by an internal register bit.
m Sign	LOF	В9	0	TTL	Loss of Frame	This is a status signal for loss of frame (LOF) detection (active high). LOF status is also indicated by an internal register bit.
Rx Alarm Signals	LCD-P	B17	0	TTL	Loss of Cell Delineation	This signal is asserted when the cell delineation state machine is not in SYNC state. This alarm indication is also available via internal register access.

Page 24 1.0 Product Description



Table 1.1 Hardware Signal Definitions (7 of 11)

	Pin Label	Pad	I/O	Туре	Signal Name	Description
	RSPFP	AE6	0	TTL	Receive Special Purpose Frame Pulse	This is a frame reference for special purpose serial output ports RSPDATx. RSPFP outputs a single clock-cycle-wide pulse coincident with the first bit on the serial data streams. Active high, RSPFP transitions occur on falling edges of RSPCLKx. $x = [1,2]$
	RSPCLK1	AF5	0	TTL	Receive Special Purpose Clock 1	This is a clock reference for RSPDAT1 on special purpose serial output port 1. The frequency is 2.16MHz with a 50% duty cycle (optionally gapped to match the bandwidth of RSPDAT1).
ignals	RSPDAT1	AD5	0	TTL	Receive Special Purpose Data 1	This is the data output for receive special purpose serial port 1. RSPDAT1 transitions occur on the falling edge of RSPCLK1.
Rx Overhead Transport Access Processor (ROAP) Signals	RSPVALID1	AC6	0	TTL	Receive Special Purpose Valid 1	This is a status signal for receive transport overhead port 1. RSPVALID1 is asserted when valid data is present on RSPDAT1 (programmable active state). Transitions occur on RSPCLK1 falling edges.
ossaoo.	RSPCLK2	AD7	0	TTL	Receive Special Purpose Clock 2	This is a clock reference for RSPDAT2 on special purpose serial output port 2. The frequency is 2.16MHz with a 50% duty cycle (optionally gapped to match the bandwidth of RSPDAT2).
ess Pi	RSPDAT2	AF6	0	TTL	Receive Special Purpose Data 2	This is the data output for receive special purpose serial port 2. RSPDAT2 transitions occur on the falling edge of RSPCLK2.
sport Acce	RSPVALID2	AE7	0	TTL	Receive Special Purpose Valid 2	This is a status signal for receive transport overhead port 2. RSPVALID2 is asserted when valid data is present on RSPDAT2 (programmable active state). Transitions occur on RSPCLK2 falling edges.
Trans	RTOHCLK	AD8	0	TTL	Receive Transport Overhead Clock	This is a clock reference for RTOH[30] on the receive transport overhead port. The frequency is 38.88MHz (50% duty cycle).
Overhead	RTOHVALID	AC7	0	TTL	Receive Transport Overhead Valid	This is the valid status signal for the receive transport overhead port. RTOHVALID is asserted when valid data is present on RTOH[30] (programmable active state). RTOHVALID changes on the falling edge of RTOHCLK.
RX	RTOHFP	AC8	0	TTL	Receive Transport Overhead Frame Pulse	This is a frame reference for the receive transport overhead port. RTOHFP outputs a single-cycle-wide pulse coincident with the first bit(s) of the first A1 octet output on RTOH[30]. RTOHFP transitions occur on the falling edge of RTOHCLK.
	RTOH[0] RTOH[1] RTOH[2] RTOH[3]	AE4 AF4 AE5 AD6	0	TTL	Receive Transport Overhead Data	These are the data outputs for the receive transport overhead (Section and Line) octets extracted from the incoming STS-48 data stream. RTOH[30] carries the entire transport ovehead in the order the octets are received. The most significant nibble (first received) is output first. RTOH[3] is the most significant bit. RTOH[30] transitions occur on the falling edge of RTOHCLK.



Hardware Signal Definitions (8 of 11) Table 1.1

	Pin Label	Pad	I/O	Туре	Signal Name	Description
	TSPCLK1	AD9	0	TTL	Transmit Special Purpose Clock 1	This is a clock reference for transmit special purpose port 1. The frequency is 2.16MHz with a 50% duty cycle (optionally gapped to match the bandwidth of TSPDAT1).
nals	TSPFP1	AC11	0	TTL	Transmit Special Purpose Frame Pulse 1	This is a frame reference for transmit special purpose port 1.  Mode 1 (TSPCLK1 continuous): TSPFP1 outputs a single-cycle-wide pulse indicating the start of a new data stream on TSPDAT1. After TSPFP1 is asserted, the first bit of TSPDAT1 is sampled on the second rising edge of TSPCLK1. TSPFP1 transitions occur on the falling edge of TSPCLK1.  Mode 2 (TSPCLK1 gapped): TSPFP1 outputs a single-cycle-wide pulse (variable width due to the gapped clock) indicating the start of a new data stream on TSPDAT1. After TSPFP1 is asserted, the first bit of TSPDAT1 is sampled on the second rising edge of TSPCLK1. TSPFP1 transitions occur on the falling edge of TSPCLK1.
AP) Sign	TSPREN1	AD10	0	TTL	Transmit Special Purpose Read Enable 1	This is a read enable for transmit special purpose port 1. TSPREN1 assertion to TSPDAT1 sampling is programmable. TSPREN1 transitions occur on TSPCLK1 falling edges.
r (TO	TSPDAT1	AC10	Ι	TTL	Transmit Special Purpose Data 1	This is the serial data input for transmit special purpose port 1. TSPDAT1 is sampled on the rising edge of TSPCLK1.
rocesso	TSPCLK2	AD11	0	TTL	Transmit Special Purpose Clock 2	This is a clock reference for transmit special purpose port 2. The frequency is 2.16MHz with a 50% duty cycle (optionally gapped to match the bandwidth of TSPDAT2).
Tx Overhead Transport Access Processor (TOAP) Signals	TSPFP2	AC12	0	ΤΤL	Transmit Special Purpose Frame Pulse 2	This is a frame reference for transmit special purpose port 2.  Mode 1 (TSPCLK2 continuous): TSPFP2 outputs a single-cycle-wide pulse indicating the start of a new data stream on TSPDAT2. After TSPFP2 is asserted, the first bit of TSPDAT2 is sampled on the second rising edge of TSPCLK2. TSPFP2 transitions occur on the falling edge of TSPCLK2.  Mode 2 (TSPCLK2 gapped): TSPFP2 outputs a single-cycle-wide pulse (variable width due to the gapped clock) indicating the start of a new data stream on TSPDAT2. After TSPFP2 is asserted, the first bit of TSPDAT2 is sampled on the second rising edge of TSPCLK2. TSPFP2 transitions occur on the falling edge of TSPCLK2.
TX	TSPREN2	AD12	0	TTL	Transmit Special Purpose Read Enable 2	This is a read enable for transmit special purpose port 2. TSPREN2 assertion to TSPDAT2 sampling is programmable. TSPREN2 transitions occur on TSPCLK2 falling edges.
	TSPDAT2	AE11	I	TTL	Transmit Special Purpose Data 2	This is the serial data input for transmit special purpose port 2. TSPDAT2 is sampled on the rising edge of TSPCLK2.
	TTOHCLK	AF10	0	TTL	Transmit Transport Overhead Clock	This is a clock reference for the transmit transport overhead port. The frequency is 38.88MHz with a 50% duty cycle.
	TTOHFP	AF11	0	TTL	Transmit Transport Overhead Frame Pulse	This is a frame reference for the transmit transport overhead port. TTOHFP outputs a single clock-cycle-wide pulse indicating the start of a new data stream on TTOH[30]. The time from TTOHFP assertion to sampling the first bit on TTOH[30] is programmable (see TTOHREN). TTOHFP transitions on a falling edge of TTOHCLK.
	TTOHREN	AE10	0	TTL	Transmit Transport Overhead Read Enable	This is a read enable for TTOH[30]. The time from TTOHREN assertion to TTOH[30] sampling is programmable. TTOHREN transitions occur on the falling edge of TTOHCLK.

Page 26 1.0 Product Description



Table 1.1 Hardware Signal Definitions (9 of 11)

	D: 1 1 1			1	minuons (7 or	
Tx Overhead Transport Access Processor (TOAP) Signals	TTOHIOL	AF7	1/0	Type	Signal Name Transmit Transport Overhead Enable	When asserted, this signal enables insertion of TTOH[30] in the corresponding transport overhead octet of the outgoing STS-48 data stream. Transport overhead for the entire STS-48 is input as 4-bit nibbles on TTOH[30] (see TTOH[30] description). TTOHEN assertion during the first nibble of an overhead octet enables the corresponding overhead octet on TTOH[30]. Note: The Section and Line transmit overhead processing blocks (TSOP/TLOP) can selectively overwrite overhead octets inserted through the TTOH interface.
Tx Overhead Tran	TTOH[0] TTOH[1] TTOH[2] TTOH[3]	AF7 AE8 AF8 AE9	l	TTL	Transmit Transport Overhead Data	These are the data inputs for the transmit transport overhead (Section and Line) octets to be inserted in the outgoing STS-48 data stream. TTOH[30] carries the entire transport overhead in the order the octets are to be inserted. The most significant nibble (first received) is input first. TTOH[3] is the most significant bit. TTOH[30] is sampled on the rising edge of TTOHCLK.
nterface Signals	D[0] D[1] D[2] D[3] D[4] D[5] D[6] D[7]	B16 A16 C15 B15 A15 C14 B14 B13	I/O	TTL	CPU Data	This is a bidirectional data bus that provides microcontroller read/write access for transferring data to and from the device's internal registers.
Microprocessor Interface Signals	A[0] A[1] A[2] A[3] A[4] A[5] A[6] A[7] A[8]	C12 A12 B12 A11 B11 A10 B10 A9	I	TTL	CPU Address	This is the register address bus used to select specific internal registers during microcontroller read/write accesses.



Hardware Signal Definitions (10 of 11) Table 1.1

	Pin Label	Pad	I/O	Туре	Signal Name	Description
	ALE	D11	I	TTL	CPU Address Latch Enable	This signal is used to latch internal address bus signals, enabling access to the device's multiplexed address/data bus. When low the address bus A[80] is latched internally. When high the internal address bus latches are transparent, which enables the bus to interface with multiplexed address/data. The ALE signal has an internal pull-up resistor.
	CSB	C11	I	TTL	CPU Chip Select (active low)	This signal must be asserted to enable internal register read/write access cycles (active low). The CSB signal is used in conjunction with the RDB/WRB signals. The CSB signal has an internal pull-up resistor.
nals	RDB	D13	I	TTL	CPU Read Enable (active low)	This signal is used for internal register read operations. When RDB and CSB are both asserted (active low), data in the register selected by A[80] is presented at D[70]. The RDB signal has an internal pull-up resistor.
rface Sign	WRB	D12	I	TTL	CPU Write Enable (active low)	This signal is used for internal register write operations. When WRB and CSB are both asserted (active low), data present at D[70] is written to the register selected by A[80]. The WRB signal has an internal pull-up resistor.
Microprocessor (CPU) Interface Signals	INTB	C13	0	TTL	CPU Interrupt (active low)	This signal is asserted (active low) when an internal interrupt source is pending and the interrupt is unmasked (enabled). The INTB signal is de-asserted when the interrupt pending bits have been cleared. The INTB is an open-drain signal.
cessor ((	RSTB	D15	I	TTL	Chip Reset (active low)	This signal is used to perform an asynchronous reset of the device (active low). The device is held in a reset state while the RSTB signal is low. The signal is Schmitt-trigged with an internal pull-up resistor. All outputs are tristated when RSTB is asserted.
Micropro	PMTICK	C10	I/O	TTL	Performance Monitoring Tick	This bidirectional signal pin provides a means of monitoring PM Ticks (performance monitoring ticks) and latching internal performance monitoring counters.  Output: When configured as an output, this signal is optionally asserted when the internal PMTICK timer generates a "PM Tick", which latches the performance monitoring counters in the device.  Input: A low-to-high transition optionally latches the performance monitoring counters in the device.  Note: This pin is configured as an input on reset.
	GPIO[0] GPIO[1] GPIO[2] GPIO[3] GPIO[4] GPIO[5] GPIO[6] GPIO[7]	L3 K2 L4 J1 K3 J2 H1 K4	I/O	TTL	General Purpose Input/Output	These are general purpose pins that are individually-configurable as inputs or outputs. They are intended for user-customizable control and monitoring functions between the VSC9112 and external devices.

Page 28 1.0 Product Description



Table 1.1 Hardware Signal Definitions (11 of 11)

			U		•	•
	Pin Label	Pad	I/O	Туре	Signal Name	Description
Signals	TDO	M4	0	TTL	JTAG Test Data Output	This signal carries test data out of the device via the IEEE P1149.1 test access port. TDO is updated on the falling edge of TCK. The TDO signal is a tristate output that is inactive except when data scan shifting is in progress.
Port S	TDI	L1	_	TTL	JTAG Test Data Input	The signal carries test data into the device via the IEEE P1149.1 test access port. TDI is sampled on the rising edge of TCK. TDI has an internal pull-up resistor.
Access	TCK	M3	_	TTL	JTAG Test Clock	This signal provides timing for test operations that are carried out using the IEEE P1149.1 test access port.
Test Ac	TMS	M2	I	TTL	JTAG Test Mode Select	This signal controls the test operations that are carried out using the IEEE P1149.1 test access port. TMS is sampled on the rising edge of TCK. TMS has an internal pull-up resistor.
JTAG T	TRSTB	M1	I	TTL	JTAG Test Reset	This signal is an asynchronous reset for the IEEE P1149.1 test access port (active low). TRSTB is a Schmitt-triggered input with an internal pull-up resistor.
,	OE	L2	I	TTL	Chip Output Enable	This signal is the test access port enable (active high). When deasserted (low), all TTL device outputs are tristated. OE has an internal pull-up resistor.

#### **Corporate Headquarters**

Vitesse Semiconductor Corporation • 741 Calle Plano • Camarillo, CA 93012 Tel: 1-800-VITESSE • FAX: (805) 987-5896 • Email: prodinfo@vitesse.com www.vitesse.com

This document is an excerpt of the VSC9112 Data Book. For the complete data book, please contact your local sales representative (NDA required).

#### Notice

Vitesse Semiconductor Corporation ("Vitesse") provides this document for informational purposes only. This document contains pre-production information about Vitesse products in their concept, development and/or testing phase. All information in this document, including descriptions of features, functions, performance, technical specifications and availability, is subject to change without notice at any time. Nothing contained in this document shall be construed as extending any warranty or promise, express or implied, that any Vitesse product will be available as described or will be suitable for or will accomplish any particular task.

Vitesse products are not intended for use in life support appliances, devices or systems. Use of a Vitesse product in such applications without written consent is prohibited.