

Description


The device CMOS Dynamic RAM organized as 1,048,576 words x 16 bits with extended data out access mode. It is fabricated with an advanced submicron CMOS technology and designed to operate from a single 5V only or 3.3V only power supply. Low voltage operation is more suitable to be used on battery backup, portable electronic application. A new refresh feature called "self-refresh" is supported and very slow CBR cycles are being performed. It is packaged in JEDEC standard 42-pin plastic SOJ.

Features

- Single 5V($\pm 10\%$) or 3.3V($\pm 10\%$) only power supply
- High speed t_{RAC} access time: 50/60ns
- Low power dissipation
 - Active mode : 5V version 660/605 mW (Mas)
3.3V version 432/396 mW (Mas)
 - Standby mode: 5V version 1.375 mW (Mas)
3.3V version 0.54 mW (Mas)
- Extended - data - out(EDO) page mode access
- I/O level: TTL compatible ($V_{cc} = 5V$)
LVTTTL compatible ($V_{cc} = 3.3V$)
- 1024 refresh cycle in 16 ms(Std.) or 128 ms(S-version)
- 4 refresh modes:
 - \overline{RAS} only refresh
 - \overline{CAS} - before - \overline{RAS} refresh
 - Hidden refresh
 - Self-refresh(S-version)

Pin Configuration


42-Pin 400mil Plastic SOJ



Pin Description

Pin Name	Function
A0-A9	Address inputs - Row address A0-A9 - Column address A0-A9 - Refresh address A0-A9
DQ1~DQ16	Data-in / data-out
RAS	Row address strobe
UCAS, LCAS	Column address strobe
WE	Write enable
OE	Output enable
Vcc	Power (+5 V or + 3.3V)
Vss	Ground

Block Diagram



TRUTH TABLE

FUNCTION		$\overline{\text{RAS}}$	$\overline{\text{LCAS}}$	$\overline{\text{UCAS}}$	$\overline{\text{WE}}$	$\overline{\text{OE}}$	ADDRESSES		DQ _S	Notes
							ROW	COL		
STANDBY		H	H → X	H → X	X	X	X	X	High-Z	
READ : WORD		L	L	L	H	L	ROW	COL	Data-Out	
READ : LOWER BYTE		L	L	H	H	L	ROW	COL	Lower Byte: Data-Out Upper Byte: High-Z	
READ: UPPER BYTE		L	H	L	H	L	ROW	COL	Lower Byte: High-Z Upper Byte: Data-Out	
WRITE: WORD (EARLY WRITE)		L	L	L	L	X	ROW	COL	Data-In	
WRITE: LOWER BYTE (EARLY)		L	L	H	L	X	ROW	COL	Lower Byte: Data-In Upper Byte: High-Z	
WRITE : UPPER BYTE (EARLY)		L	H	L	L	X	ROW	COL	Lower Byte: High-Z Upper Byte: Data-In	
READ WRITE		L	L	L	H → L	L → H	ROW	COL	Data-Out, Data-In	1,2
PAGE-MODE READ	1st Cycle	L	H → L	H → L	H	L	ROW	COL	Data-Out	2
	2nd Cycle	L	H → L	H → L	H	L	n/a	COL	Data-Out	2
PAGE-MODE WRITE	1st Cycle	L	H → L	H → L	L	X	ROW	COL	Data-In	1
	2nd Cycle	L	H → L	H → L	L	X	n/a	COL	Data-In	1
PAGE-MODE READ- WRITE	1st Cycle	L	H → L	H → L	H → L	L → H	ROW	COL	Data-Out, Data-In	1,2
	2nd Cycle	L	H → L	H → L	H → L	L → H	n/a	COL	Data-Out, Data-In	1,2
HIDDEN REFRESH	READ	L → H → L	L	L	H	L	ROW	COL	Data-Out	2
	WRITE	L → H → L	L	L	L	X	ROW	COL	Data-In	1,3
$\overline{\text{RAS}}$ -ONLY REFRESH		L	H	H	X	X	ROW	n/a	High-Z	
CBR REFRESH		H → L	L	L	H	X	X	X	High-Z	4

Notes: 1. These WRITE cycles may also be BYTE WRITE cycles (either $\overline{\text{LCAS}}$ or $\overline{\text{UCAS}}$ active).

2. These READ cycles may also be BYTE READ cycles (either $\overline{\text{LCAS}}$ or $\overline{\text{UCAS}}$ active).

3. EARLY WRITE only.

4. At least one of the two $\overline{\text{CAS}}$ signals must be active ($\overline{\text{LCAS}}$ or $\overline{\text{UCAS}}$).

Absolute Maximum Ratings

Parameter	Symbol	Value	Unit
Voltage on any pin relative to Vss	V_T	5V -1.0 to + 7.0	V
		3.3V -0.5 to + 4.6	
Supply voltage relative to Vss	V_{CC}	5V -1.0 to + 7.0	V
		3.3V -0.5 to + 4.6	
Short circuit output current	I_{OUT}	50	mA
Power dissipation	P_D	1.0	W
Operating temperature	T_{OPT}	0 to + 70	°C
Storage temperature	T_{STG}	-55 to + 125	°C

Recommended DC Operating Conditions

Parameter/Condition	Symbol	5 Volt Version			3.3 Volt Version			Unit
		Min	Typ	Max	Min	Typ	Max	
Supply Voltage	V_{CC}	4.5	5.0	5.5	3.0	3.3	3.6	V
Input High Voltage, all inputs	V_{IH}	2.4	-	$V_{CC} + 1.0$	2.0	-	$V_{CC} + 0.3$	V
Input Low Voltage, all inputs	V_{IL}	-1.0	-	0.8	-0.3	-	0.8	V

Capacitance

Ta = 25°C, V_{CC} = 5V ±10 % or 3.3V ±10 %, f = 1MHz

Parameter	Symbol	Typ	Max	Unit	Note
Input capacitance (Address)	C_{I1}	-	5	pF	1
Input capacitance (RAS, LCAS, UCAS, OE, WE)	C_{I2}	-	7	pF	1
Output capacitance (Data-in, Data-out)	$C_{I/O}$	-	7	pF	1, 2

Note: 1. Capacitance measured with effective capacitance measuring method.

2. RAS, LCAS and UCAS = V_{IH} to disable Dout.

DC Characteristics; 5- Volt Verion
 $(T_a = 0 \text{ to } +70 \text{ }^\circ\text{C}, V_{CC} = +5V \pm 10\%, V_{SS} = 0V)$

Parameter		Symbol	Test Conditions	VG26(V)(S)18165C				Unit	Notes
				-5		-6			
				Min	Max	Min	Max		
Operating current		I_{CC1}	$\overline{\text{RAS}}$ cycling $\overline{\text{LCAS}} / \overline{\text{UCAS}}$ cycling $t_{RC} = \text{min}$	-	120	-	110	mA	1, 2
Standby Current	Low power S-version	I_{CC2}	TTL interface $\overline{\text{RAS}}, \overline{\text{LCAS}} / \overline{\text{UCAS}} = V_{IH}$ Dout = High-Z	-	2	-	2	mA	
			CMOS interface $\overline{\text{RAS}}, \overline{\text{CAS}} \geq V_{CC} - 0.2V$ Dout = High-Z	-	0.25	-	0.25	mA	
	Standard power version		TTL interface $\overline{\text{RAS}}, \overline{\text{LCAS}} / \overline{\text{UCAS}} = V_{IH}$ Dout = High-Z		2	-	2	mA	
			CMOS interface $\overline{\text{RAS}}, \overline{\text{CAS}} \geq V_{CC} - 0.2V$ Dout = High-Z		1	-	1	mA	
RAS-only refresh current		I_{CC3}	$\overline{\text{RAS}}$ cycling, $\overline{\text{LCAS}} / \overline{\text{UCAS}} = V_{IH}$ $t_{RC} = \text{min}$	-	120	-	110	mA	1, 2
EDO page mode current		I_{CC4}	$t_{RC} = \text{min}$	-	90	-	80	mA	1, 3
$\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh current		I_{CC5}	$t_{RC} = \text{min}$ $\overline{\text{RAS}}, \overline{\text{LCAS}} / \overline{\text{UCAS}}$ cycling	-	120	-	110	mA	1, 2
Self-refresh current (S - Version)		I_{CC8}	$t_{RAS} \geq 100\mu\text{s}$	-	350	-	350	μA	
$\overline{\text{CAS}}$ - before- $\overline{\text{RAS}}$ long refresh current (S-Version)		I_{CC9}	Standby: $V_{CC} - 0.2V \leq \overline{\text{RAS}}$ CAS before RAS refresh: 2048 cycles / 128ms $\overline{\text{RAS}}, \overline{\text{LCAS}} / \overline{\text{UCAS}}$: $0V \leq V_{IL} \leq 0.2V$ $V_{CC} - 0.2V \leq V_{IH} \leq V_{IH} (\text{Max})$ Dout = High-Z, $t_{RAS} \leq 300\text{ns}$	-	500	-	500	μA	

DC Characteristics ; 5-Volt Version (Cont.)

($T_a = 0$ to $+70^\circ\text{C}$, $V_{CC} = +5\text{V} \pm 10\%$, $V_{SS} = 0\text{V}$)

Parameter	Symbol	Test Conditions	VG26(V)(S)18165C				Unit	Notes
			-5		-6			
			Min	Max	Min	Max		
Input leakage current	I_{LI}	$0\text{V} \leq V_{IN} \leq V_{CC} + 0.5\text{V}$	-5	5	-5	5	μA	
Output leakage current	I_{LO}	$0\text{V} \leq V_{OUT} \leq V_{CC} + 0.5\text{V}$ Dout = Disable	-5	5	-5	5	μA	
Output high Voltage	V_{OH}	$I_{OH} = -5\text{mA}$	2.4	-	2.4	-	V	
Output low voltage	V_{OL}	$I_{OL} = +4.2\text{mA}$	-	0.4	-	0.4	V	

Notes:

1. I_{CC} is specified as an average current. It depends on output loading condition and cycle rate when the device is selected. I_{CC} max is specified at the output open condition.
2. Address can be changed once or less while $\overline{RAS} = V_{IL}$.
3. For I_{CC4} , address can be changed once or less within one EDO page mode cycle time.

DC Characteristics ; 3.3 - Volt Version
 $(T_a = 0 \text{ to } 70^\circ\text{C}, V_{CC} = + 3.3\text{V} \pm 10\%, V_{SS} = 0\text{V})$

Parameter		Symbol	Test Conditions	VG26(V)(S)18165C				Unit	Notes
				-5		-6			
				Min	Max	Min	Max		
Operating current		I_{CC1}	$\overline{\text{RAS}}$ cycling $\overline{\text{LCAS}} / \overline{\text{UCAS}}$ cycling $t_{RC} = \text{min}$	-	120	-	110	mA	1, 2
Standby Current	Low power S-version	I_{CC2}	LVTTL interface $\overline{\text{RAS}}, \overline{\text{LCAS}} / \overline{\text{UCAS}} = V_{IH}$ Dout = High-Z	-	0.5	-	0.5	mA	
			CMOS interface $\overline{\text{RAS}}, \overline{\text{CAS}} \geq V_{CC} - 0.2\text{V}$ Dout = High-Z	-	0.15	-	0.15	mA	
	Standard power version	I_{CC2}	LVTTL interface $\overline{\text{RAS}}, \overline{\text{LCAS}} / \overline{\text{UCAS}} = V_{IH}$ Dout = High-Z	-	2	-	2	mA	
			CMOS interface $\overline{\text{RAS}}, \overline{\text{CAS}} \geq V_{CC} - 0.2\text{V}$ Dout = High-Z	-	0.5	-	0.5	mA	
RAS- only refresh current		I_{CC3}	$\overline{\text{RAS}}$ cycling $\overline{\text{LCAS}} / \overline{\text{UCAS}} = V_{IH}$ $t_{RC} = \text{min}$	-	120	-	110	mA	1, 2
EDO page mode current		I_{CC4}	$t_{PC} = \text{min}$	-	90	-	80	mA	1, 3
CAS- before- RAS refresh current		I_{CC5}	$t_{RC} = \text{min}$ $\overline{\text{RAS}}, \overline{\text{LCAS}} / \overline{\text{UCAS}}$ cycling	-	120	-	110	mA	1, 2
Self- refresh current (S-Version)		I_{CC8}	$t_{RASS} \geq 100\mu\text{s}$	-	250	-	250	μA	
CAS- before- RAS long refresh current (S-Version)		I_{CC9}	Standby: $V_{CC} - 0.2\text{V} \leq \overline{\text{RAS}}$ CAS before $\overline{\text{RAS}}$ refresh: 2048 cycles / 128ms $\overline{\text{RAS}}, \overline{\text{LCAS}} / \overline{\text{UCAS}}$: $0\text{V} \leq V_{IL} \leq 0.2\text{V}$ $V_{CC} - 0.2\text{V} \leq V_{IH} \leq V_{IH}(\text{max})$ Dout = High-Z, $t_{RAS} \leq 300\text{ns}$	-	300	-	300	μA	

DC Characteristics ; 3.3 - Volt Version (Cont.)

($T_a = 0$ to 70°C , $V_{CC} = +3.3\text{V} \pm 10\%$, $V_{SS} = 0\text{V}$)

Parameter	Symbol	Test Conditions	VG26(V)(S)18165C				Unit	Notes
			-5		-6			
			Min	Max	Min	Max		
Input leakage current	I_{LI}	$0\text{V} \leq V_{in} \leq V_{CC} + 0.3\text{V}$	-5	5	-5	5	μA	
Output leakage current	I_{LO}	$0\text{V} \leq V_{out} \leq V_{CC} + 0.3\text{V}$ Dout = Disable	-5	5	-5	5	μA	
Output high Voltage	V_{OH}	$I_{OH} = -2\text{mA}$	2.4	-	2.4	-	V	
Output low voltage	V_{OL}	$I_{OL} = +2\text{mA}$	-	0.4	-	0.4	V	

Notes:

1. I_{CC} is specified as an average current. It depends on output loading condition and cycle rate when the device is selected. I_{CC} max is specified at the output open condition.
2. Address can be changed once or less while $\overline{\text{RAS}} = V_{IL}$.
3. For I_{CC4} , address can be changed once or less within one EDO page mode cycle time.

AC Characteristics

($T_a = 0$ to $+70^\circ\text{C}$, $V_{CC} = 5\text{V} \pm 10\%$ or $3.3\text{V} \pm 10\%$, $V_{SS} = 0\text{V}$) *1, *2, *3, *4, *5

Test conditions

- Output load: two TTL Loads and 50pF ($V_{CC} = 5.0\text{V} \pm 10\%$)
one TTL Load and 50pF ($V_{CC} = 3.3\text{V} \pm 10\%$)
- Input timing reference levels:
 $V_{IH} = 2.4\text{V}$, $V_{IL} = 0.8\text{V}$ ($V_{CC} = 5.0\text{V} \pm 10\%$); $V_{IH} = 2.0\text{V}$, $V_{IL} = 0.8\text{V}$ ($V_{CC} = 3.3\text{V} \pm 10\%$)
- Output timing reference levels:
 $V_{OH} = 2.0\text{V}$, $V_{OL} = 0.8\text{V}$ ($V_{CC} = 5\text{V} \pm 10\%$, $3.3\text{V} \pm 10\%$)

Read, Write, Read- Modify- Write and Refresh Cycles
(Common Parameters)

Parameter	Symbol	VG26(V)(S) 18165C				Unit	Notes
		-5		-6			
		Min	Max	Min	Max		
Random read or write cycle time	t_{RC}	84	-	104	-	ns	
$\overline{\text{RAS}}$ precharge time	t_{RP}	30	-	40	-	ns	
$\overline{\text{LCAS}}$ / $\overline{\text{UCAS}}$ precharge time in normal mode	t_{CPN}	10	-	10	-	ns	
$\overline{\text{RAS}}$ pulse width	t_{RAS}	50	10000	60	10000	ns	6
$\overline{\text{LCAS}}$ / $\overline{\text{UCAS}}$ pulse width	t_{CAS}	8	10000	10	10000	ns	7
Row address setup time	t_{ASR}	0	-	0	-	ns	
Row address hold time	t_{RAH}	8	-	10	-	ns	
Column address setup time	t_{ASC}	0	-	0	-	ns	8
Column address hold time	t_{CAH}	8	-	10	-	ns	
$\overline{\text{RAS}}$ to $\overline{\text{LCAS}}$ / $\overline{\text{UCAS}}$ delay time	t_{RCD}	12	37	14	45	ns	9
$\overline{\text{RAS}}$ to column address delay time	t_{RAD}	10	25	12	30	ns	10
Column address to $\overline{\text{RAS}}$ lead time	t_{RAL}	25	-	30	-	ns	
$\overline{\text{RAS}}$ hold time	t_{RSH}	8	-	10	-	ns	
$\overline{\text{LCAS}}$ / $\overline{\text{UCAS}}$ hold time	t_{CSH}	38	-	40	-	ns	
$\overline{\text{LCAS}}$ / $\overline{\text{UCAS}}$ to $\overline{\text{RAS}}$ precharge time	t_{CRP}	5	-	5	-	ns	11
$\overline{\text{OE}}$ to Din delay time	t_{OED}	12	-	15	-	ns	
Transition time (rise and fall)	t_T	1	50	1	50	ns	12
Refresh period	t_{REF}	-	16	-	16	ms	
Refresh period (S- Version)	t_{REF}	-	128	-	128	ms	
$\overline{\text{LCAS}}$ / $\overline{\text{UCAS}}$ to output in Low- Z	t_{CLZ}	0	-	0	-	ns	
$\overline{\text{LCAS}}$ / $\overline{\text{UCAS}}$ delay time from Din	t_{DZC}	0	-	0	-	ns	
$\overline{\text{OE}}$ delay time from Din	t_{DZO}	0	-	0	-	ns	

Read Cycle

Parameter	Symbol	VG26(V)(S)18165C				Unit	Notes
		-5		-6			
		Min	Max	Min	Max		
Access time from $\overline{\text{RAS}}$	t_{RAC}	-	50	-	60	ns	13
Access time from $\overline{\text{LCAS}} / \overline{\text{UCAS}}$	t_{CAC}	-	13	-	15	ns	14, 15
Access time from column address	t_{AA}	-	25	-	30	ns	15, 16
Access time from $\overline{\text{OE}}$	t_{OEA}	-	12	-	15	ns	
Read command setup time	t_{RCS}	0	-	0	-	ns	8
Read command hold time to $\overline{\text{LCAS}} / \overline{\text{UCAS}}$	t_{RCH}	0	-	0	-	ns	11, 17
Read command hold time to $\overline{\text{RAS}}$	t_{RRH}	10	-	10	-	ns	17
Output buffer turn-off time	t_{OFF}	0	12	0	15	ns	18
Output buffer turn-off time from $\overline{\text{OE}}$	t_{OEZ}	0	12	0	15	ns	18

Write Cycle

Parameter	Symbol	VG26(V)(S)18165C				Unit	Notes
		-5		-6			
		Min	Max	Min	Max		
Write command setup time	t_{WCS}	0	-	0	-	ns	8, 19
Write command hold time	t_{WCH}	8	-	10	-	ns	
Write command pulse width	t_{WP}	8	-	10	-	ns	
Write command to $\overline{\text{RAS}}$ lead time	t_{RWL}	13	-	15	-	ns	
Write command to $\overline{\text{LCAS}} / \overline{\text{UCAS}}$ lead time	t_{CWL}	8	-	10	-	ns	20
Data-in setup time	t_{DS}	0	-	0	-	ns	21
Data-in hold time	t_{DH}	8	-	10	-	ns	21
$\overline{\text{WE}}$ to Data-in delay	t_{WED}	10	-	10	-	ns	

Read- Modify- Write Cycle

Parameter	Symbol	VG26(V)(S) 18165C				Unit	Notes
		-5		-6			
		Min	Max	Min	Max		
Read-modify- write cycle time	t_{RWC}	108	-	133	-	ns	
$\overline{\text{RAS}}$ to $\overline{\text{WE}}$ delay time	t_{RWD}	64	-	77	-	ns	19
$\overline{\text{LCAS}} / \overline{\text{UCAS}}$ to $\overline{\text{WE}}$ delay time	t_{CWD}	26	-	32	-	ns	19
Column address to $\overline{\text{WE}}$ delay time	t_{AWD}	39	-	47	-	ns	19
$\overline{\text{OE}}$ hold time from $\overline{\text{WE}}$	t_{OEH}	8	-	10	-	ns	

Refresh Cycle

Parameter	Symbol	VG26(V)(S)18165C				Unit	Notes
		-5		-6			
		Min	Max	Min	Max		
$\overline{\text{LCAS}} / \overline{\text{UCAS}}$ setup time (CBR refresh)	t_{CSR}	5	-	5	-	ns	
$\overline{\text{LCAS}} / \overline{\text{UCAS}}$ hold time (CBR refresh)	t_{CHR}	8	-	10	-	ns	11
$\overline{\text{RAS}}$ precharge to $\overline{\text{CAS}}$ hold time	t_{RPC}	5	-	5	-	ns	8
$\overline{\text{RAS}}$ pulse width (self refresh)	t_{RASS}	100	-	100	-	μs	
$\overline{\text{RAS}}$ precharge time (self refresh)	t_{RPS}	90	-	110	-	ns	
$\overline{\text{LCAS}} / \overline{\text{UCAS}}$ hold time (CBR self refresh)	t_{CHS}	-50	-	-50	-	ns	
$\overline{\text{WE}}$ setup time	t_{WSR}	0	-	0	-	ns	
$\overline{\text{WE}}$ hold time	t_{WHR}	10	-	10	-	ns	

EDO Page Mode Cycle

Parameter	Symbol	VG26(V)(S)18165C				Unit	Notes
		-5		-6			
		Min	Max	Min	Max		
EDO page mode cycle time	t_{PC}	20	-	25	-	ns	
EDO page mode $\overline{\text{LCAS}} / \overline{\text{UCAS}}$ precharge time	t_{CP}	10	-	10	-	ns	
EDO page mode $\overline{\text{RAS}}$ pulse width	t_{RASP}	50	10^5	60	10^5	ns	22
Access time from $\overline{\text{LCAS}} / \overline{\text{UCAS}}$ precharge	t_{CPA}	-	30	-	35	ns	11, 15
$\overline{\text{RAS}}$ hold time from $\overline{\text{LCAS}} / \overline{\text{UCAS}}$ precharge	t_{CPRH}	30	-	35	-	ns	
$\overline{\text{OE}}$ high hold time from $\overline{\text{LCAS}} / \overline{\text{UCAS}}$ high	t_{OEHC}	5	-	5	-	ns	
$\overline{\text{OE}}$ high pulse width	t_{OEP}	10	-	10	-	ns	
Data output hold time after $\overline{\text{LCAS}} / \overline{\text{UCAS}}$ low	t_{COH}	5	-	5	-	ns	
Output disable delay from $\overline{\text{WE}}$	t_{WHZ}	3	10	3	10	ns	
$\overline{\text{WE}}$ pulse width for output disable when $\overline{\text{LCAS}} / \overline{\text{UCAS}}$ high	t_{WPZ}	7	-	7	-	ns	


EDO Page Mode Read Modify Write Cycle

Parameter	Symbol	VG26(V)(S)18165C				Unit	Notes
		-5		-6			
		Min	Max	Min	Max		
EDO page mode read- modify- write cycle LCAS / UCAS precharge to WE delay time	t_{CPW}	45	-	55	-	ns	11
EDO page mode read- modify- write cycle time	t_{PRWC}	56	-	68	-	ns	


Notes :

1. AC measurements assume $t_T = 2\text{ns}$.
2. An initial pause of 100 μs is required after power up, and it followed by a minimum of eight initialization cycles ($\overline{\text{RAS}}$ - only refresh cycle or $\overline{\text{CAS}}$ - before - $\overline{\text{RAS}}$ refresh cycle). If the internal refresh counter is used, a minimum of eight $\overline{\text{CAS}}$ - before - $\overline{\text{RAS}}$ refresh cycles are required.
3. In delayed write or read-modify-write cycles, $\overline{\text{OE}}$ must disable output buffer prior to applying data to the device.
4. All the V_{CC} and V_{SS} pins shall be supplied with the same voltages.
5. When both $\overline{\text{LCAS}}$ and $\overline{\text{UCAS}}$ go low at the same time, all 16-bits data are written into the device. $\overline{\text{LCAS}}$ and $\overline{\text{UCAS}}$ cannot be staggered within the same write/read cycles.
6. $t_{\text{RAS}}(\text{min}) = t_{\text{RWD}}(\text{min}) + t_{\text{RWL}}(\text{min}) + t_T$ in read-modify-write cycle.
7. $t_{\text{CAS}}(\text{min}) = t_{\text{CWD}}(\text{min}) + t_{\text{CWL}}(\text{min}) + t_T$ in read-modify-write cycle.
8. $t_{\text{ASC}}(\text{min})$, $t_{\text{RCS}}(\text{min})$, $t_{\text{WCS}}(\text{min})$, and t_{RPC} are determined by the falling edge of $\overline{\text{CAS}}$.
9. $t_{\text{RCD}}(\text{max})$ is specified as a reference point only, and $t_{\text{RAC}}(\text{max})$ can be met with the $t_{\text{RCD}}(\text{max})$ limit. Otherwise, t_{RAC} is controlled exclusively by t_{CAC} if t_{RCD} is greater than the specified $t_{\text{RCD}}(\text{max})$ limit.
10. $t_{\text{RAD}}(\text{max})$ is specified as a reference point only, and $t_{\text{RAC}}(\text{max})$ can be met with the $t_{\text{RAD}}(\text{max})$ limit. Otherwise, t_{RAC} is controlled exclusively by t_{AA} if t_{RAD} is greater than the specified $t_{\text{RAD}}(\text{max})$ limit.
11. t_{CRP} , t_{CHR} , t_{RCH} , t_{CPA} and t_{CPW} are determined by the rising edge of $\overline{\text{CAS}}$.
12. $V_{\text{IH}}(\text{min})$ and $V_{\text{IL}}(\text{max})$ are reference levels for measuring timing or input signals. Therefore, transition time is measured between V_{IH} and V_{IL} .
13. Assumes that $t_{\text{RCD}} \leq t_{\text{RCD}}(\text{max})$ and $t_{\text{RAD}} \leq t_{\text{RAD}}(\text{max})$. If t_{RCD} or t_{RAD} is greater than the maximum recommended value shown in this table, t_{RAC} exceeds the value shown.
14. Assumes that $t_{\text{RCD}} \geq t_{\text{RCD}}(\text{max})$ and $t_{\text{RAD}} \leq t_{\text{RAD}}(\text{max})$.
15. Access time is determined by the maximum of t_{AA} , t_{CAC} , t_{CPA} .
16. Assumes that $t_{\text{RCD}} \leq t_{\text{RCD}}(\text{max})$ and $t_{\text{RAD}} \geq t_{\text{RAD}}(\text{max})$.
17. Either t_{RCH} or t_{RRH} must be satisfied for a read cycle.
18. $t_{\text{OFF}}(\text{max})$ and $t_{\text{OEZ}}(\text{max})$ define the time at which the output achieves the open circuit condition (high impedance). t_{OFF} is determined by the later rising edge of $\overline{\text{RAS}}$ or $\overline{\text{CAS}}$.
19. t_{WCS} , t_{RWD} , t_{CWD} , and t_{AWD} are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only. If $t_{\text{WCS}} \geq t_{\text{WCS}}(\text{min})$, the cycle is an early write cycle and the data out will remain open circuit (high impedance) throughout the entire cycle. If $t_{\text{RWD}} \geq t_{\text{RWD}}(\text{min})$, $t_{\text{CWD}} \geq t_{\text{CWD}}(\text{min})$, $t_{\text{AWD}} \geq t_{\text{AWD}}(\text{min})$ and $t_{\text{CPW}} \geq t_{\text{CPW}}(\text{min})$, the cycle is a read-modify-write and the data output will contain data read from the selected cell. If neither of the above sets of conditions is satisfied, the condition of the data output (at access time) is indeterminate.
20. t_{CWL} shall be satisfied by both $\overline{\text{LCAS}}$ and $\overline{\text{UCAS}}$.
21. These parameters are referenced to $\overline{\text{LCAS}}$ or $\overline{\text{UCAS}}$ separately in an early write cycle and to $\overline{\text{WE}}$ edge in a delayed write or a read-modify-write cycle.
22. t_{RASp} defines $\overline{\text{RAS}}$ pulse width in EDO page mode cycles.


Timing Waveforms
 • Word Read Cycle




• Word Early Write Cycle




• Byte Early Write Cycle




• Word Delayed Write Cycle




• Byte Delayed Write Cycle




• Word Read-Modify-Write Cycle




• EDO Page Mode Word Read-Modify-Write Cycle




• EDO Page Mode Word Read-Early-Write Cycle




• Read Cycle with \overline{WE} Controlled Disable




RAS - Only Refresh Cycle



CAS-Before-RAS Refresh Cycle



• Hidden Refresh Cycle



Ordering information

Part Number	Access time	Package
VG26(V)(S)18165CJ-5	50 ns	400mil 42-Pin
VG26(V)(S)18165CJ-6	60 ns	Plastic SOJ

VG26(V)(S)18165CJ-5

- VG → • VIS Memory Product
- 26 → • Technology
- V → • 3.3V Version
- S → • Self refresh
- 18165 → • Device Type and Configuration
- C → • Revision
- J → • Package Type (J : SOJ, T : TSOP II)
- 5 → • Speed (5 : 50 ns, 6 : 60 ns)