



2Mx32 5V FLASH MODULE, SMD 5962-97531 (pending) PRELIMINARY\*

FEATURES


- Access Time of 90, 120, 150ns
- Packaging:
  - 66 pin, PGA Type, 1.185" square, Hermetic Ceramic HIP (Package 401).
  - 68 lead, Hermetic CQFP (G2U), 22.4mm (0.880") square (Package 510) 3.56mm (0.140") height. Designed to fit JEDEC 68 lead 0.990" CQFJ footprint (Fig. 3)
- Sector Architecture
  - 32 equal size sectors of 64KBytes per each 2Mx8 chip
  - Any combination of sectors can be erased. Also supports full chip erase.
- Minimum 100,000 Write/Erase Cycles Minimum
- Organized as 2Mx32
- Commercial, Industrial, and Military Temperature Ranges
- 5 Volt Read and Write. 5V ± 10% Supply.
- Low Power CMOS
- Data Polling and Toggle Bit feature for detection of program or erase cycle completion.
- Supports reading or programming data to a sector not being erased.
- RESET pin resets internal state machine to the read mode.
- Built in Decoupling Caps and Multiple Ground Pins for Low Noise Operation, Separate Power and Ground Planes to improve noise immunity

\* This data sheet describes a product under development, not fully characterized, and is subject to change without notice.

Note: For programming information refer to Flash Programming 16M5 Application Note.

FIG. 1 PIN CONFIGURATION FOR WF2M32-XXH5


TOP VIEW



PIN DESCRIPTION

I/O0-31	Data Inputs/Outputs
A0-20	Address Inputs
WE1-4	Write Enables
CS1-4	Chip Selects
OE	Output Enable
Vcc	Power Supply
GND	Ground

BLOCK DIAGRAM





RESET internally tied to Vcc in the HIP package for this pin configuration. See Alternate Pin Configuration with RESET tied to pin 12 for system control of reset (Fig. 10, page 11)



FIG. 2 PIN CONFIGURATION FOR WF2M32-XG2UX5

TOP VIEW





The White 68 lead G2U CQFP fills the same fit and function as the JEDEC 68 lead CQFJ or 68 PLCC. But the G2U has the TCE and lead inspection advantage of the CQFP form.

PIN DESCRIPTION

I/O0-31	Data Inputs/Outputs
A0-20	Address Inputs
$\overline{WE}1-4$	Write Enables
$\overline{CS}1-4$	Chip Selects
$\overline{OE}$	Output Enable
Vcc	Power Supply
GND	Ground
$\overline{RESET}$	Reset

BLOCK DIAGRAM





## ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Ratings	Unit
Voltage on Any Pin Relative to V <sub>SS</sub>	V <sub>T</sub>	-2.0 to +7.0	V
Power Dissipation	P <sub>T</sub>	8	W
Storage Temperature	T <sub>stg</sub>	-65 to +125	°C
Short Circuit Output Current	I <sub>OS</sub>	100	mA
Endurance - Write/Erase Cycles (Mil Temp)		100,000 min	cycles
Data Retention (Mil Temp)		20	years

## RECOMMENDED DC OPERATING CONDITIONS

Parameter	Symbol	Min	Typ	Max	Unit
Supply Voltage	V <sub>CC</sub>	4.5	5.0	5.5	V
Ground	V <sub>SS</sub>	0	0	0	V
Input High Voltage	V <sub>IH</sub>	2.0	-	V <sub>CC</sub> + 0.5	V
Input Low Voltage	V <sub>IL</sub>	-0.5	-	+0.8	V
Operating Temperature (Mil.)	T <sub>A</sub>	-55	-	+125	°C
Operating Temperature (Ind.)	T <sub>A</sub>	-40	-	+85	°C

## DC CHARACTERISTICS - CMOS COMPATIBLE

(V<sub>CC</sub> = 5.0V, V<sub>SS</sub> = 0V, T<sub>A</sub> = -55°C to +125°C)

Parameter	Symbol	Conditions	Min	Max	Unit
Input Leakage Current	I <sub>LI</sub>	V <sub>CC</sub> = 5.5, V <sub>IN</sub> = GND to V <sub>CC</sub>		10	μA
Output Leakage Current	I <sub>LOx32</sub>	V <sub>CC</sub> = 5.5, V <sub>IN</sub> = GND to V <sub>CC</sub>		10	μA
V <sub>CC</sub> Active Current for Read (1)	I <sub>CC1</sub>	$\overline{CS} = V_{IL}, \overline{OE} = V_{IH}, f = 5\text{MHz}$		160	mA
V <sub>CC</sub> Active Current for Program or Erase (2)	I <sub>CC2</sub>	$\overline{CS} = V_{IL}, \overline{OE} = V_{IH}$		240	mA
V <sub>CC</sub> Standby Current	I <sub>CC3</sub>	V <sub>CC</sub> = 5.5, $\overline{CS} = V_{IH}, f = 5\text{MHz}, \overline{RESET} = V_{CC} \pm 0.3V$		8.0	mA
Output Low Voltage	V <sub>OL</sub>	I <sub>OL</sub> = 12.0 mA, V <sub>CC</sub> = 4.5		0.45	V
Output High Voltage	V <sub>OH</sub>	I <sub>OH</sub> = -2.5 mA, V <sub>CC</sub> = 4.5	0.85xV <sub>CC</sub>		V
Low V <sub>CC</sub> Lock-Out Voltage	V <sub>LKO</sub>		3.2	4.2	V

### NOTES:

- The I<sub>CC</sub> current listed includes both the DC operating current and the frequency dependent component (@ 5MHz). The frequency component typically is less than 2mA/MHz, with  $\overline{OE}$  at V<sub>IH</sub>.
- I<sub>CC</sub> active while Embedded Algorithm (program or erase) is in progress.
- DC test conditions V<sub>IL</sub> = 0.3V, V<sub>IH</sub> = V<sub>CC</sub> - 0.3V

## CAPACITANCE

(T<sub>A</sub> = +25°C)

Parameter	Symbol	Conditions	Max	Unit
$\overline{OE}$ capacitance	C <sub>OE</sub>	V <sub>IN</sub> = 0 V, f = 1.0 MHz	50	pF
$\overline{WE}_{1-4}$ capacitance HIP (PGA)	C <sub>WE</sub>	V <sub>IN</sub> = 0 V, f = 1.0 MHz	20	pF
HIP (Alternate pinout)			50	
CQFP G4T			50	
CQFP G2U			20	
G2 (Alternate pinout)			50	
$\overline{CS}_{1-4}$ capacitance	C <sub>CS</sub>	V <sub>IN</sub> = 0 V, f = 1.0 MHz	20	pF
Data I/O capacitance	C <sub>I/O</sub>	V <sub>I/O</sub> = 0 V, f = 1.0 MHz	20	pF
Address input capacitance	C <sub>AD</sub>	V <sub>IN</sub> = 0 V, f = 1.0 MHz	50	pF

This parameter is guaranteed by design but not tested.



**AC CHARACTERISTICS – WRITE/ERASE/PROGRAM OPERATIONS - WE CONTROLLED**  
 (V<sub>CC</sub> = 5.0V, T<sub>A</sub> = -55°C to +125°C)

Parameter	Symbol		-90		-120		-150		Unit
			Min	Max	Min	Max	Min	Max	
Write Cycle Time	t <sub>AVAV</sub>	t <sub>wc</sub>	90		120		150		ns
Chip Select Setup Time	t <sub>ELWL</sub>	t <sub>cs</sub>	0		0		0		ns
Write Enable Pulse Width	t <sub>WLWH</sub>	t <sub>wP</sub>	45		50		50		ns
Address Setup Time	t <sub>AVWL</sub>	t <sub>as</sub>	0		0		0		ns
Data Setup Time	t <sub>DVWH</sub>	t <sub>ds</sub>	45		50		50		ns
Data Hold Time	t <sub>WHDX</sub>	t <sub>dh</sub>	0		0		0		ns
Address Hold Time	t <sub>WLAX</sub>	t <sub>ah</sub>	45		50		50		ns
Write Enable Pulse Width High	t <sub>WHWL</sub>	t <sub>wPH</sub>	20		20		20		ns
Duration of Byte Programming Operation (1)	t <sub>WHWH1</sub>			300		300		300	μs
Sector Erase (2)	t <sub>WHWH2</sub>			15		15		15	sec
Read Recovery Time before Write	t <sub>GHWL</sub>		0		0		0		μs
V <sub>CC</sub> Setup Time	t <sub>vcs</sub>		50		50		50		μs
Chip Programming Time				44		44		44	sec
Chip Erase Time (3)				256		256		256	sec
Output Enable Hold Time (4)		t <sub>oEH</sub>	10		10		10		ns
RESET Pulse Width (5)		t <sub>rp</sub>	500		500		500		ns

**NOTES:**

1. Typical value for t<sub>WHWH1</sub> is 7μs.
2. Typical value for t<sub>WHWH2</sub> is 1sec.
3. Typical value for Chip Erase Time is 32sec.
4. For Toggle and Data Polling.
5. RESET internally tied to V<sub>CC</sub> for the default pin configuration in the HIP package.

**AC CHARACTERISTICS – READ-ONLY OPERATIONS**  
 (V<sub>CC</sub> = 5.0V, T<sub>A</sub> = -55°C to +125°C)

Parameter	Symbol		-90		-120		-150		Unit
			Min	Max	Min	Max	Min	Max	
Read Cycle Time	t <sub>AVAV</sub>	t <sub>rc</sub>	90		120		150		ns
Address Access Time	t <sub>AVQV</sub>	t <sub>acc</sub>		90		120		150	ns
Chip Select Access Time	t <sub>ELQV</sub>	t <sub>ce</sub>		90		120		150	ns
Output Enable to Output Valid	t <sub>GLOV</sub>	t <sub>oe</sub>		40		50		55	ns
Chip Select High to Output High Z (1)	t <sub>EHQZ</sub>	t <sub>df</sub>		20		30		35	ns
Output Enable High to Output High Z (1)	t <sub>GHQZ</sub>	t <sub>df</sub>		20		30		35	ns
Output Hold from Addresses, CS or OE Change, whichever is first	t <sub>AXOX</sub>	t <sub>oh</sub>	0		0		0		ns
RST Low to Read Mode (1,2)		t <sub>Ready</sub>		20		20		20	μs

1. Guaranteed by design, not tested.
2. RESET internally tied to V<sub>CC</sub> for the default pin configuration in the HIP package.



**AC CHARACTERISTICS – WRITE/ERASE/PROGRAM OPERATIONS,  $\overline{CS}$  CONTROLLED**  
 ( $V_{CC} = 5.0V, V_{SS} = 0V, T_A = -55^{\circ}C$  to  $+125^{\circ}C$ )

Parameter	Symbol		-90		-120		-150		Unit
			Min	Max	Min	Max	Min	Max	
Write Cycle Time	$t_{AVAV}$	$t_{WC}$	90		120		150		ns
Write Enable Setup Time	$t_{WLEL}$	$t_{WS}$	0		0		0		ns
Chip Select Pulse Width	$t_{ELEH}$	$t_{CP}$	45		50		50		ns
Address Setup Time	$t_{AVEL}$	$t_{AS}$	0		0		0		ns
Data Setup Time	$t_{DVEH}$	$t_{DS}$	45		50		50		ns
Data Hold Time	$t_{EHDX}$	$t_{DH}$	0		0		0		ns
Address Hold Time	$t_{ELAX}$	$t_{AH}$	45		50		50		ns
Chip Select Pulse Width High	$t_{EHEL}$	$t_{CPH}$	20		20		20		ns
Duration of Byte Programming Operation (1)	$t_{WHWH1}$			300		300		300	$\mu s$
Sector Erase Time (2)	$t_{WHWH2}$			15		15		15	sec
Read Recovery Time	$t_{GHLEL}$		0		0		0		$\mu s$
Chip Programming Time				44		44		44	sec
Chip Erase Time (3)				256		256		256	sec
Output Enable Hold Time (4)		$t_{OEHL}$	10		10		10		ns

**NOTES:**

1. Typical value for  $t_{WHWH1}$  is 7 $\mu s$ .
2. Typical value for  $t_{WHWH2}$  is 1sec.
3. Typical value for Chip Erase Time is 32sec.
4. For Toggle and Data Polling.

**FIG. 3  
AC TEST CIRCUIT**

The diagram shows a bridge circuit with a Device Under Test (D.U.T.) in the center. It is connected to two current sources, one for  $I_{OL}$  and one for  $I_{OH}$ . A Zener diode with  $V_Z \approx 1.5V$  (Bipolar Supply) is connected across the bridge. A capacitor with  $C_{eff} = 50$  pf is connected to the D.U.T. input.

**AC TEST CONDITIONS**

Parameter	Typ	Unit
Input Pulse Levels	$V_{IL} = 0, V_{IH} = 3.0$	V
Input Rise and Fall	5	ns
Input and Output Reference Level	1.5	V
Output Timing Reference Level	1.5	V

**NOTES:**  
 $V_Z$  is programmable from -2V to +7V.  
 $I_{OL}$  &  $I_{OH}$  programmable from 0 to 16mA.  
 Tester Impedance  $Z_0 = 75 \Omega$ .  
 $V_Z$  is typically the midpoint of  $V_{OH}$  and  $V_{OL}$ .  
 $I_{OL}$  &  $I_{OH}$  are adjusted to simulate a typical resistive load circuit.  
 ATE tester includes jig capacitance.








FIG. 5  
AC WAVEFORMS FOR READ OPERATIONS





**FIG. 6**  
**WRITE/ERASE/PROGRAM**  
**OPERATION, WE CONTROLLED**




**NOTES:**

1. PA is the address of the memory location to be programmed.
2. PD is the data to be programmed at byte address.
3. D7 is the output of the complement of the data written to each chip.
4. Dout is the output of the data written to the device.
5. Figure indicates last two bus cycles of four bus cycle sequence.



**FIG. 7**  
**AC WAVEFORMS CHIP/SECTOR**  
**ERASE OPERATIONS**




**NOTE:**

1. SA is the sector address for Sector Erase.






**FIG. 8**  
**AC WAVEFORMS FOR DATA POLLING**  
**DURING EMBEDDED ALGORITHM OPERATIONS**





**FIG. 9**  
**ALTERNATE  $\overline{CS}$  CONTROLLED**  
**PROGRAMMING OPERATION TIMINGS**




**NOTES:**

1. PA represents the address of the memory location to be programmed.
2. PD represents the data to be programmed at byte address.
3.  $\overline{D7}$  is the output of the complement of the data written to each chip.
4. Dout is the output of the data written to the device.
5. Figure indicates the last two bus cycles of a four bus cycle sequence.



FIG. 10 ALTERNATE PIN CONFIGURATION FOR WF2M32I-XHX5

TOP VIEW



PIN DESCRIPTION

I/O0-31	Data Inputs/Outputs
A0-20	Address Inputs
$\overline{WE}$	Write Enable
$\overline{CS}_{1-4}$	Chip Selects
$\overline{OE}$	Output Enable
Vcc	Power Supply
GND	Ground
RESET	Reset

BLOCK DIAGRAM






FIG. 11 ALTERNATE PIN CONFIGURATION FOR WF2M32U-XG2UX5

TOP VIEW




The White 68 lead G2U CQFP fills the same fit and function as the JEDEC 68 lead CQFJ or 68 PLCC. But the G2U has the TCE and lead inspection advantage of the CQFP form.

PIN DESCRIPTION

I/O0-31	Data Inputs/Outputs
A0-20	Address Inputs
$\overline{WE}$	Write Enable
$\overline{CS}$	Chip Select
$\overline{OE}$	Output Enable
Vcc	Power Supply
GND	Ground
RESET	Reset





BLOCK DIAGRAM







**PACKAGE 510: 68 LEAD, CERAMIC QUAD FLAT PACK, CQFP (G2U)**



The White 68 lead G2U CQFP fills the same fit and function as the JEDEC 68 lead CQFJ or 68 PLCC. But the G2U has the TCE and lead inspection advantage of the CQFP form.

ALL LINEAR DIMENSIONS ARE MILLIMETERS AND PARENTHETICALLY IN INCHES



**ORDERING INFORMATION**

W F 2M32 X - XXX X X 5 X

**LEAD FINISH:**

Blank = Gold plated leads  
 A = Solder dip leads

**V<sub>PP</sub> PROGRAMMING VOLTAGE**

5 = 5 V

**DEVICE GRADE:**

M = Military Screened      -55°C to +125°C  
 I = Industrial                -40°C to +85°C  
 C = Commercial              0°C to +70°C

**PACKAGE TYPE:**

H = Ceramic Hex In line Package, HIP (Package 401)  
 G2U = 22.4mm Ceramic Quad Flat Pack, CQFP (Package 510)

**ACCESS TIME (ns)**

**IMPROVEMENT MARK**

- **For HIP Package**  
 Blank = 4CS and 4WE  
 I = 4CS and 1WE, RESET
- **For G2U Package**  
 Blank = 4CS and 4WE  
 U = 1CS and 1WE

**ORGANIZATION, 2M x 32**

User configurable as 4M x 16 or 8M x 8  
 (Except WF2M32U-XG2UX which is 32 bit wide only.)

**Flash PROM**

**WHITE ELECTRONIC DESIGNS CORP.**

DEVICE TYPE	SECTOR SIZE	SPEED	PACKAGE	SMD NO.
2M x 32 5V Flash Module	64KByte	150ns	66 pin HIP (H)	5962-97531 01HXX*
2M x 32 5V Flash Module	64KByte	120ns	66 pin HIP (H)	5962-97531 02HXX*
2M x 32 5V Flash Module	64KByte	90ns	66 pin HIP (H)	5962-97531 03HXX*
2M x 32 5V Flash Module	64KByte	150ns	68 lead CQFP/J (G2U)	5962-97531 01HXX*
2M x 32 5V Flash Module	64KByte	120ns	68 lead CQFP/J (G2U)	5962-97531 02HXX*
2M x 32 5V Flash Module	64KByte	90ns	68 lead CQFP/J (G2U)	5962-97531 03HXX*

\* Pending