128Kx16 SRAM/EEPROM MODULE

FEATURES

- Access Times of 35ns (SRAM) and 150ns (EEPROM)
- Access Times of 45ns (SRAM) and 120ns (EEPROM)
- Access Times of 70ns (SRAM) and 300ns (EEPROM)
- Packaging
 - 66 pin, PGA Type, 1.075" square HIP, Hermetic Ceramic HIP (H1) (Package 400)
 - 68 lead, Hermetic CQFP (G2T), 22mm (0.880") square (Package 509). Designed to fit JEDEC 68 lead 0.990" CQFJ footprint (Fig. 2)
- 128Kx16 SRAM
- 128Kx16 EEPROM
- Organized as 128Kx16 of SRAM and 128Kx16 of EEPROM Memory with separate Data Buses
- Both blocks of memory are User Configurable as 256Kx8
- Low Power CMOS

12

23

■ Commercial, Industrial and Military Temperature Ranges

PRELIMINARY*

- TTL Compatible Inputs and Outputs
- Built-in Decoupling Caps and Multiple Ground Pins for Low Noise Operation
- Weight 13 grams typical

EEPROM MEMORY FEATURES

- Write Endurance 10,000 Cycles
- Data Retention at 25°C, 10 Years
- Low Power CMOS Operation
- Automatic Page Write Operation
- Page Write Cycle Time 10ms Max.
- Data Polling for End of Write Detection
- Hardware and Software Data Protection
- TTL Compatible Inputs and Outputs
- * This data sheet describes a product under development, not fully characterized, and is subject to change without notice.

FIG.1 PIN CONFIGURATION FOR WSE128K16-XH1X

45

56

TOP VIEW

○SD8		○SD15	ED8	Vcc	ED15
○SD9	○ SCS 2	○SD14	ED9	ECS ₂	ED14
○SD10	GND	◯SD ₁₃	ED10	ĒWĒ2○	ED13
○A13	OSD11	OSD ₁₂	A6 🔾	ED11	ED12
○A14	○A10	OE	A7 🔾	Аз	Ao 🔾
○A15	○A11	ONC	NC 🔾	A4O	A1 🔾
○A16	_A12	○SWE1	A8 🔾	A ₅	A2 🔾
ONC		◯SD7	A9 🔾	ĒWĒ1○	ED7
○SD ₀	○ SCS 1	◯SD ₆	ED ₀	ECS ₁	ED6
○SD1	ONC	○SD ₅	ED1	GND	ED5
○SD ₂	○SD ₃	◯SD4	ED ₂	ED3	ED4
11	22	33	44	55	66

PIN DESCRIPTION

ED0-15	EEPROM Data Inputs/Outputs					
SD0-15	SRAM Data Inputs/Outputs					
A0-16	Address Inputs					
SWE ₁₋₂	SRAM Write Enable					
SCS ₁₋₂	SRAM Chip Selects					
ŌĒ	Output Enable					
Vcc	Power Supply					
GND	Ground					
NC	Not Connected					
EWE ₁₋₂	EEPROM Write Enable					
ECS ₁₋₂	EEPROM Chip Select					

BLOCK DIAGRAM






FIG. 2 PIN CONFIGURATION FOR WSE128K16-XG2TX TOP VIEW






The WEDC 68 lead G2T CQFP fills the same fit and function as the JEDEC 68 lead CQFJ or 68 PLCC. But the G2T has the TCE and lead inspection advantage of the CQFP form.

PIN DESCRIPTION

ED0-15	EEPROM Data Inputs/Outputs					
SD0-15	SRAM Data Inputs/Outputs					
A0-16	Address Inputs					
SWE ₁₋₂	SRAM Write Enable					
SCS ₁₋₂	SRAM Chip Selects					
ŌĒ	Output Enable					
Vcc	Power Supply					
GND	Ground					
NC	Not Connected					
EWE ₁₋₂	EEPROM Write Enable					
ECS ₁₋₂	EEPROM Chip Select					

BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Min	Max	Unit
Operating Temperature	Та	-55	+125	°C
Storage Temperature	Тѕтс	-65	+150	°C
Signal Voltage Relative to GND	Vg	-0.5	Vcc+0.5	V
Junction Temperature	TJ		150	°C
Supply Voltage	Vcc	-0.5	7.0	V

CAPACITANCE

 $(TA = +25^{\circ}C)$

Parameter	Symbol	Conditions	Max	Unit
OE capacitance	СоЕ	VIN = 0 V, f = 1.0 MHz	50	pF
WE ₁₋₄ capacitance HIP (PGA) CQFP G2T	Cwe	VIN = 0 V, f = 1.0 MHz	20 20	pF
CS ₁₋₄ capacitance	Ccs	VIN = 0 V, f = 1.0 MHz	20	pF
Data I/O capacitance	C1/0	Vi/0 = 0 V, f = 1.0 MHz	20	pF
Address input capacitance	CAD	Vin = 0 V, f = 1.0 MHz	50	pF

This parameter is guaranteed by design but not tested.

RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	Min	Max	Unit
Supply Voltage	Vcc	4.5	5.5	V
Input High Voltage	ViH	2.0	Vcc + 0.3	V
Input Low Voltage	VIL	-0.3	+0.8	V
Operating Temp. (Mil.)	TA	-55	+125	°C

EEPROM TRUTH TABLE

CS	0E	WE	Mode	Data I/O
Н	Х	Χ	Standby	High Z
L	L	Н	Read	Data Out
L	Н	L	Write	Data In
Х	Н	Χ	Out Disable	High Z/Data Out
Х	Х	Н	Write	
Х	L	Х	Inhibit	

SRAM TRUTH TABLE

SCS	ŌĒ	SWE	Mode	Data I/O	Power
Н	X	Х	Standby	High Z	Standby
L	L	Н	Read	Data Out	Active
L	Н	Н	Read	High Z	Active
L	Х	L	Write	Data In	Active

DC CHARACTERISTICS

 $(Vcc = 5.0V, Vss = 0V, TA = -55^{\circ}C to +125^{\circ}C)$

Parameter		Symbol	Conditions	Min	Max	Unit
Input Leakage Current		lu	Vcc = 5.5, Vin = GND to Vcc		10	μА
Output Leakage Current		ILO	SCS = VIH, OE = VIH, VOUT = GND to Vcc		10	μА
SRAM Operating Supply Current	t x 16 Mode	ICCx16	$\overline{SCS} = VIL, \overline{OE} = \overline{ECS} = VIH, f = 5MHz, Vcc = 5.5$		360	mA
Standby Current		Isb	$\overline{\text{ECS}} = \overline{\text{SCS}} = \text{ViH}, \overline{\text{OE}} = \text{ViH}, f = 5\text{MHz}, \text{Vcc} = 5.5$		31.2	mA
ODAM Outsut Law Valtage	(35 to 45ns)	Vol	IoL = 8.0mA, Vcc = 4.5		0.4	V
SRAM Output Low Voltage	(70ns)	Vol	IoL = 2.1mA, Vcc = 4.5		0.4	V
SRAM Output High Voltage	(35 to 45ns)	Vон	Iон = -4.0mA, Vcc = 4.5	2.4		V
Shaw output high voltage	(70ns)	Vон	lон = -1mA, Vcc = 4.5	2.4		V
EEPROM Operating Supply Current x 16 Mode Ico		Icc1	$\overline{\text{ECS}} = \text{Vil}, \ \overline{\text{OE}} = \overline{\text{SCS}} = \text{Vih}$		155	mA
EEPROM Output Low Voltage		VoL	IoL = 2.1 mA, Vcc = 4.5V		0.45	V
EEPROM Output High Voltage		V _{OH1}	Іон = 400 μA, Vcc = 4.5V	2.4		V

NOTES:

^{1.} The lcc current listed includes both the DC operating current and the frequency dependent component (@ 5 MHz). The frequency component typically is less than 2 mA/MHz, with OE at ViH.

^{2.} DC test conditions: VIL = 0.3V, VIH = Vcc - 0.3V

SRAM AC CHARACTERISTICS

 $(Vcc = 5.0V, GND = 0V, TA = -55^{\circ}C \text{ to } +125^{\circ}C)$

Parameter	Symbol	-5	<u>35</u>	-4	<u> 45</u>	-3	<u>70</u>	Units
Read Cycle		Min	Max	Min	Max	Min	Max	
Read Cycle Time	trc	35		45		70		ns
Address Access Time	taa		35		45		70	ns
Output Hold from Address Change	tон	0		0		3		ns
Chip Select Access Time	tacs		35		45		70	ns
Output Enable to Output Valid	toe		20		25		35	ns
Chip Select to Output in Low Z	tclz1	3		3		3		ns
Output Enable to Output in Low Z	tolz1	0		0		0		ns
Chip Disable to Output in High Z	tcHZ1		20		20		25	ns
Output Disable to Output in High Z	toHZ1		20		20		25	ns


^{1.} This parameter is guaranteed by design but not tested.

SRAM AC CHARACTERISTICS

 $(Vcc = 5.0V, GND = 0V, TA = -55^{\circ}C \text{ to } +125^{\circ}C)$

Parameter	Symbol	:	35	-4	<u>45</u>	<u>-</u> :	<u>70</u>	Units
Write Cycle		Min	Max	Min	Max	Min	Max	
Write Cycle Time	twc	35		45		70		ns
Chip Select to End of Write	tcw	25		30		60		ns
Address Valid to End of Write	taw	25		30		60		ns
Data Valid to End of Write	tow	20		25		30		ns
Write Pulse Width	twp	25		30		50		ns
Address Setup Time	tas	0		0		5		ns
Address Hold Time	tah	0		0		5		ns
Output Active from End of Write	tow1	4		4		5		ns
Write Enable to Output in High Z	twnz1		20		25		25	ns
Data Hold Time	toн	0		0		0		ns

^{1.} This parameter is guaranteed by design but not tested.



AC TEST CONDITIONS

Parameter	Тур	Unit
Input Pulse Levels	VIL = 0, VIH = 3.0	V
Input Rise and Fall	5	ns
Input and Output Reference Level	1.5	V
Output Timing Reference Level	1.5	V

NOTES:

Vz is programmable from -2V to +7V.


lol & loн programmable from 0 to 16mA.


Tester Impedance $Z_0 = 75 \Omega$.


Vz is typically the midpoint of VoH and VoL.

IOL & IOH are adjusted to simulate a typical resistive load circuit.

ATE tester includes jig capacitance.







EEPROM WRITE

 $\underline{\underline{A}}$ write cycle is initiated when $\overline{\underline{OE}}$ is high and a low pulse is on $\overline{\underline{EWE}}$ or $\overline{\underline{ECS}}$ with $\overline{\underline{ECS}}$ or $\overline{\underline{EWE}}$ low. The address is latched on the falling edge of $\overline{\underline{ECS}}$ or $\overline{\underline{EWE}}$ whichever occurs last. The data is latched by the rising edge of $\overline{\underline{ECS}}$ or $\overline{\underline{EWE}}$, whichever occurs first. A byte write operation will automatically continue to completion.

WRITE CYCLE TIMING

Figures 7 and 8 show the write cycle timing relationships. A write cycle begins with address application, write enable and chip select. Chip select is accomplished by placing the $\overline{\text{ECS}}$ line low. Write enable consists of setting the $\overline{\text{EWE}}$ line low. The write cycle begins when the last of either $\overline{\text{ECS}}$ or $\overline{\text{EWE}}$ goes low.

The \overline{EWE} line transition from high to low also initiates an internal 150 µsec delay timer to permit page mode operation. Each subsequent \overline{EWE} transition from high to low that occurs before the completion of the 150 µsec time out will restart the timer from zero. The operation of the timer is the same as a retriggerable one-shot.

EEPROM AC WRITE CHARACTERISTICS

(Vcc = 5.0V, Vss = 0V, Ta = -55°C to +125°C)

Write Cycle Parameter	Symbol	Min	Max	Unit
Write Cycle Time, TYP = 6ms	twc		10	ms
Address Set-up Time	tas	0		ns
Write Pulse Width (EWE or ECS)	twp	150		ns
Chip Select Set-up Time	tcs	0		ns
Address Hold Time	tан	100		ns
Data Hold Time	tон	10		ns
Chip Select Hold Time	tcsh	0		ns
Data Set-up Time	tos	100		ns
Output Enable Set-up Time	toes	10		ns
Output Enable Hold Time	tоен	10		ns
Write Pulse Width High	twpн	50		ns

FIG. 7 EEPROM WRITE WAVEFORMS EWE CONTROLLED





FIG. 8 EEPROM WRITE WAVEFORMS ECS CONTROLLED




EEPROM READ

The WSE128K16-XXX EEPROM stores data at the memory location determined by the address pins. When $\overline{\text{ECS}}$ and $\overline{\text{OE}}$ are low and $\overline{\text{EWE}}$ is high, this data is present on the outputs. When $\overline{\text{ECS}}$ and $\overline{\text{OE}}$ are high, the outputs are in a high impedance state. This two line control prevents bus contention.

EEPROM AC READ CHARACTERISTICS

 $(Vcc = 5.0V, Vss = 0V, TA = -55^{\circ}C \text{ to } +125^{\circ}C)$

Read Cycle Parameter	Symbol	-120		<u>-150</u>		-300		Unit
		Min	Max	Min	Max	Min	Max	
Read Cycle Time	trc	120		150		300		ns
Address Access Time	tacc		120		150		300	ns
Chip Select Access Time	tacs		120		150		300	ns
Output Hold from Add. Change, $\overline{\text{OE}}$ or $\overline{\text{ECS}}$	tон	0		0		0		ns
Output Enable to Output Valid	toe	0	50	0	55	0	85	ns
Chip Select or OE to High Z Output	tor		70		70		70	ns



EEPROM DATA POLLING


The WSE128K16-XXX offers a data polling feature for the EEPROM which allows a faster method of writing to the device. Figure 11 shows the timing diagram for this function. During a byte or page write cycle, an attempted read of the last byte written will result in the complement of the written data on D7 (for each chip.) Once the write cycle has been completed, true data is valid on all outputs and the next cycle may begin. Data polling may begin at any time during the write cycle.

EEPROM DATA POLLING CHARACTERISTICS

 $(Vcc = 5.0V, Vss = 0V, Ta = -55^{\circ}C to +125^{\circ}C)$

Parameter	Symbol	Min	Max	Unit
Data Hold Time	tон	10		ns
OE Hold Time	tоен	10		ns
OE To Output Valid	toe		55	ns
Write Recovery Time	twr	0		ns





EEPROM PAGE WRITE OPERATION

The WSE128K16-XXX has a page write operation that allows one to 128 bytes of data to be written into the device and consecutively loads during the internal programming period. Successive bytes may be loaded in the same manner after the first data byte has been loaded. An internal timer begins a time out operation at each write cycle. If another write cycle is completed within 150us or less, a new time out period begins. Each write cycle restarts the delay period. The write cycles can be continued as long as the interval is less than the time out period.

The usual procedure is to increment the least significant address lines from A0 through A6 at each write cycle. In this manner a page of up to 128 bytes can be loaded in to the EEPROM in a burst mode before beginning the relatively long interval programming cycle.

After the 150µs time out is completed, the EEPROM begins an internal write cycle. During this cycle the entire page of bytes will be written at the same time. The internal programming cycle is the same regardless of the number of bytes accessed.

EEPROM PAGE WRITE CHARACTERISTICS


 $(Vcc = 5.0V, Vss = 0V, Ta = -55^{\circ}C \text{ to } +125^{\circ}C)$

Page Mode Write Characteristics	Symbol			Unit
Parameter		Min	Max	
Write Cycle Time, TYP = 6ms	twc		10	ms
Address Set-up Time	tas	0		ns
Address Hold Time (1)	tан	100		ns
Data Set-up Time	tos	100		ns
Data Hold Time	tон	10		ns
Write Pulse Width	twp	150		ns
Byte Load Cycle Time	tBLC		150	μS
Write Pulse Width High	twph	50		ns

^{1.} Page address must remain valid for duration of write cycle.

BYTE 3


BYTE 127



BYTE 1

DATA


FIG. 12 EEPROM SOFTWARE DATA PROTECTION ENABLE ALGORITHM(1)



NOTES

- Data Format: ED7 ED0 (Hex);
 Address Format: A16 A0 (Hex).
- 2. Write Protect state will be activated at end of write even if no other data is loaded.
- 3. Write Protect state will be deactivated at end of write period even if no other data is loaded.
- 4. 1 to 128 bytes of data may be loaded.

FIG. 13 EEPROM SOFTWARE DATA PROTECTION DISABLE ALGORITHM⁽¹⁾



NOTES

- Data Format: ED7 ED0 (Hex);
 Address Format: A16 A0 (Hex).
- Write Protect state will be activated at end of write even if no other data is loaded.
- Write Protect state will be deactivated at end of write period even if no other data is loaded.
- 4. 1 to 128 bytes of data may be loaded.

EEPROM SOFTWARE DATA PROTECTION

A software write protection feature may be enabled or disabled by the user. When shipped by WEDC, the WSE128K16-XXX has the feature disabled. Write access to the device is unrestricted.

To enable software write protection, the user writes three access code bytes to three special internal locations. Once write protection has been enabled, each write to the EEPROM must use the same three byte write sequence to permit writing. After setting software data protection, any attempt to write to the device without the three-byte command sequence will start the internal write timers. No data will be written to the device, however, for the duration of two. The write protection feature can be disabled by a six byte write sequence of specific data to specific locations. Power transitions will not reset the software write protection.

Each 128K byte block of the EEPROM has independent write protection. One or more blocks may be enabled and the rest disabled in any combination. The software write protection guards against inadvertent writes during power transitions, or unauthorized modification using a PROM programmer.

EEPROM HARDWARE DATA PROTECTION

These features protect against inadvertent writes to the WSE128K16-XXX. These are included to improve reliability during normal operation:

a) Vcc power on delay

As Vcc climbs past 3.8V typical the device will wait 5msec typical before allowing write cycles.

b) Vcc sense

While below 3.8V typical write cycles are inhibited.

c) Write inhibiting

Holding $\overline{\text{OE}}$ low and either $\overline{\text{ECS}}$ or $\overline{\text{EWE}}$ high inhibits write cycles.

d) Noise filter

Pulses of <8ns (typ) on $\overline{\text{EWE}}$ or $\overline{\text{ECS}}$ will not initiate a write cycle.

