

HI-RELIABILITY PRODUCT

# 512Kx16 CMOS EEPROM MODULE

## **FEATURES**

- Access Time of 140, 150, 200ns
- Packaging:
  - 68 lead, 40mm Hermetic CQFP (Package 501)
- Organized as 4 banks of 128Kx16
- Write Endurance 10,000 Cycles
- Data Retention Ten Years Minimum

FIG. 1 PIN CONFIGURATION

■ Military Temperature Range

23

24

25

26

I/O12


I/O13 F

I/O14 [

I/O15 E

■ Low Power CMOS

- Automatic Page Write Operation
- Page Write Cycle Time: 10ms Max
- Data Polling for End of Write Detection
- Hardware and Software Data Protection
- TTL Compatible Inputs and Outputs
- 5 Volt Power Supply
- 8 Built-in Decoupling Caps and Multiple Ground Pins for Low Noise Operation
- Weight 20 grams typical




27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43

## **PIN DESCRIPTION**

I/O <sub>0-15</sub>	Data Inputs/Outputs		
<b>A</b> 0-16	Address Inputs		
WE Write Enable			
CS <sub>1-4</sub> Chip Selects			
ŌE	Output Enable		
Vcc Power Supply			
GND	Ground		
NC	Not Connected		

### **BLOCK DIAGRAM**



 $\overline{\text{CS}}_{1-4}$  are used as bank selects. During reads, only one  $\overline{\text{CS}}x$  can be active at one time.

47

46

45

□ NC

□ NC

□ NC

### **ABSOLUTE MAXIMUM RATINGS**

Parameter	Symbol		Unit
Operating Temperature	TA	-55 to +125	°C
Storage Temperature	Тѕтс	-65 to +150	°C
Signal Voltage Relative to GND	VG	-0.6 to +6.25	٧
Voltage on OE and A9		-0.6 to +13.5	٧

#### NOTE:

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

### RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	Min	Max	Unit
Supply Voltage	Vcc	4.5	5.5	٧
Input High Voltage	ViH	2.0	Vcc + 0.3	V
Input Low Voltage	VIL	-0.3	+0.8	٧
Operating Temp. (Mil.)	TA	-55	+125	°C

#### TRUTH TABLE

cs	ŌE	WE	Mode	Data I/O
Н	Χ	Х	Standby	High Z
L	L	Н	Read	Data Out
L	Н	L	Write	Data In
Χ	Н	Х	Out Disable	High Z/Data Out
Χ	Х	Н	Write	
Χ	L	Х	Inhibit	

### **CAPACITANCE**

 $(TA = +25^{\circ}C)$ 

Parameter	Symbol	Conditions	Max	Unit
OE capacitance	Сое	VIN = 0 V, f = 1.0 MHz	50	pF
WE capacitance	Cwe	VIN = 0 V, f = 1.0 MHz	50	pF
CS <sub>1-4</sub> capacitance	Ccs	VIN = 0 V, f = 1.0 MHz	25	pF
Data I/O capacitance	Cı/o	Vi/o = 0 V, f = 1.0 MHz	40	pF
Address input capacitance	CAD	Vin = 0 V, f = 1.0 MHz	70	pF


This parameter is guaranteed by design but not tested.

### DC CHARACTERISTICS

(Vcc = 5.0V, GND = 0V, TA = -55°C to +125°C)

Parameter	Symbol	Conditions	Min	Max	Unit
Input Leakage Current	lu	Vcc = 5.5, Vin = GND to Vcc		10	μΑ
Output Leakage Current	ILO	$\overline{CS}$ = ViH, $\overline{OE}$ = ViH, Vout = GND to Vcc		10	μΑ
Operating Supply Current (x16)	ICCx16	$\overline{CS}_1 = V_{IL}, \overline{OE} = \overline{CS}_{2-4} = V_{IH}, f = 5MHz, Vcc = 5.5$		160	mA
Chip Erase Current	Icc1	$\overline{\text{CS}} = \text{Vil}, \ \overline{\text{OE}} = \text{Vih}, \ \text{f} = 5\text{MHz}, \ \text{Vcc} = 5.5$		250	mA
Standby Current (CMOS)	Isb	$\overline{\text{CS}} = \text{ViH}, \ \overline{\text{OE}} = \text{ViH}, \ f = 5\text{MHz}, \ \text{Vcc} = 5.5$		5	mA
Output Low Voltage	Vol	IoL = 2.1mA, Vcc = 4.5V		0.45	V
Output High Voltage	Vон	IoH = -400µA, Vcc = 4.5V	2.4		V

NOTE: DC test conditions: VIH = Vcc -0.3V, VIL = 0.3V



## **AC TEST CONDITIONS**

Parameter	Тур	Unit
Input Pulse Levels	VIL = 0, VIH = 3.0	٧
Input Rise and Fall	5	ns
Input and Output Reference Level	1.5	٧
Output Timing Reference Level	1.5	٧

#### NOTES:

 $\mbox{Vz}$  is programmable from -2V to +7V. LoL & loH programmable from 0 to 16mA.

Tester Impedance  $Z_0 = 75 \Omega$ . Vz is typically the midpoint of VoH and VoL.

lot & lonare adjusted to simulate a typical resistive load circuit.

ATE tester includes jig capacitance.

## WRITE

A <u>write cycle is initiated when  $\overline{OE}$  is high and a low pulse is on  $\overline{WE}$  or  $\overline{CS}$  with  $\overline{CS}$  or  $\overline{WE}$  low. The address is latched on the falling edge of  $\overline{CS}$  or  $\overline{WE}$  whichever occurs last. The data is latched by the rising edge of  $\overline{CS}$  or  $\overline{WE}$ , whichever occurs first. A word write operation will automatically continue to completion.</u>

## WRITE CYCLE TIMING

Figures 3 and 4 show the write cycle timing relationships. A write cycle begins with address application, write enable and chip select. Chip select is accomplished by placing the  $\overline{\text{CS}}$  line low. Write enable consists of setting the  $\overline{\text{WE}}$  line low. The write cycle begins when the last of either  $\overline{\text{CS}}$  or  $\overline{\text{WE}}$  goes low.

The  $\overline{WE}$  line transition from high to low also initiates an internal 150  $\mu sec$  <u>de</u>lay timer to permit page mode operation. Each subsequent  $\overline{WE}$  transition from high to low that occurs before the completion of the 150  $\mu sec$  time out will restart the timer from zero. The operation of the timer is the same as a retriggerable one-shot.

#### AC WRITE CHARACTERISTICS

 $(Vcc = 5.0V, GND = 0V, TA = -55^{\circ}C to +125^{\circ}C)$ 

Write Cycle Parameter	Symbol	Min	Max	Unit
Write Cycle Time, TYP = 6ms	twc		10	ms
Address Set-up Time	tas	10		ns
Write Pulse Width (WE or CS)	twp	120		ns
Chip Select Set-up Time	tcs	0		ns
Address Hold Time	tан	100		ns
Data Hold Time	tдн	10		ns
Chip Select Hold Time	tcsн	0		ns
Data Set-up Time	tos	100		ns
Output Enable Set-up Time	toes	10		ns
Output Enable Hold Time	toeh	10		ns
Write Pulse Width High	twpн	50		ns







FIG. 4
WRITE WAVEFORM
CS CONTROLLED




## READ

The module stores data <u>at the memory location determined</u> by the address pins. When  $\overline{\text{CS}}$  and  $\overline{\text{OE}}$  are low and  $\overline{\text{WE}}$  is high, this data is present on the outputs. When  $\overline{\text{CS}}$  and  $\overline{\text{OE}}$  are high, the outputs are in a high impedance state. This two line control prevents bus contention.

### **AC READ CHARACTERISTICS**

 $(Vcc = 5.0V, GND = 0V, TA = -55^{\circ}C to +125^{\circ}C)$ 

Read Cycle Parameter	Symbol	<u>-140</u>		<u>-150</u>		<u>-200</u>		Unit
		Min	Max	Min	Max	Min	Max	
Read Cycle Time	trc	140		150		200		ns
Address Access Time	tacc		140		150		200	ns
Chip Select Access Time	tacs		140		150		200	ns
Output Hold from Add. Change, OE or CS	tон	0		0		0		ns
Output Enable to Output Valid	toe	0	50	0	55	0	55	ns
Chip Select or OE to High Z Output	tor		50		70		70	ns



## **DATA POLLING**


The module offers a data polling feature which allows a faster method of writing to the device. Figure 6 shows the timing diagram for this function. During a word or page write cycle, an attempted read of the last word written will result in the complement of the written data on I/O7 and I/O15. Once the write cycle has been completed, true data is valid on all outputs and the next cycle may begin. Data polling may begin at any time during the write cycle.

## **DATA POLLING CHARACTERISTICS**

(Vcc = 5.0V, GND = 0V, TA = -55°C to +125°C)

Parameter	Symbol	Min	Max	Unit
Data Hold Time	tон	10		ns
OE Hold Time	tоен	10		ns
OE To Output Valid	toe		55	ns
Write Recovery Time	twr	0		ns





## **PAGE WRITE OPERATION**

The module has a page write operation that allows one to 128 words of data to be written into the device and consecutively loads during the internal programming period. Successive words may be loaded in the same manner after the first data word has been loaded. An internal timer begins a time out operation at each write cycle. If another write cycle is completed within 150µs or less, a new time out period begins. Each write cycle restarts the delay period. The write cycles can be continued as long as the interval is less than the time out period.

The usual procedure is to increment the least significant address lines from Ao through A6 at each write cycle. In this manner a page of up to 128 words can be loaded in to the EEPROM in a burst mode before beginning the relatively long interval programming cycle.

After the  $150\mu s$  time out is completed, the EEPROM begins an internal write cycle. During this cycle the entire page of words will be written at the same time. The internal programming cycle is the same regardless of the number of words accessed.


### PAGE WRITE CHARACTERISTICS

 $(Vcc = 5.0V, GND = 0V, TA = -55^{\circ}C to +125^{\circ}C)$ 


Page Mode Write Characteristics	Symbol			Unit
Parameter		Min	Max	
Write Cycle Time, TYP = 6ms	twc		10	ms
Address Set-up Time	tas	0		ns
Address Hold Time (1)	tан	50		ns
Data Set-up Time	tos	50		ns
Data Hold Time	tон	0		ns
Write Pulse Width	twp	100		ns
Word Load Cycle Time	tBLC		150	μs
Write Pulse Width High	twpн	50		ns

<sup>1.</sup> Page address must remain valid for duration of write cycle.






## FIG. 8 SOFTWARE DATA PROTECTION ENABLE ALGORITHM<sup>(1)</sup>



### NOTES:

- Data Format: I/O<sub>15-0</sub> (Hex); Address Format: A<sub>16-0</sub> (Hex).
- 2. Write Protect state will be activated at end of write even if no other data is loaded.
- 3. Write Protect state will be deactivated at end of write period even if no other data is loaded.
- 4. 1 to 128 words of data may be loaded.

## FIG. 9 SOFTWARE DATA PROTECTION DISABLE ALGORITHM®



#### NOTES

- Data Format: I/O<sub>15-0</sub> (Hex); Address Format: A<sub>16-0</sub> (Hex).
- Write Protect state will be activated at end of write even if no other data is loaded.
- Write Protect state will be deactivated at end of write period even if no other data is loaded.
- 4. 1 to 128 words of data may be loaded.

## SOFTWARE DATA PROTECTION

A software write protection feature may be enabled or disabled by the user. When shipped by White Microelectronics, the module has the feature disabled. Write access to the device is unrestricted.

To enable software write protection, the user writes three access code words to three special internal locations. Once write protection has been enabled, each write to the EEPROM must use the same three-word write sequence to permit writing. After setting software data protection, any attempt to write to the device without the three-word command sequence will start the internal write timers. No data will be written to the device, however, for the duration of twc. The write protection feature can be disabled by a six-word write sequence of specific data to specific locations. Power transitions will not reset the software write protection.

Each 128K-word block of the EEPROM has independent write protection. One or more blocks may be enabled and the rest disabled in any combination. The software write protection guards against inadvertent writes during power transitions, or unauthorized modification using a PROM programmer.

## HARDWARF DATA PROTECTION

These features protect against inadvertent writes to the module. These are included to improve reliability during normal operation:

### a) Vcc power on delay

As Vcc climbs past 3.8V typical the device will wait 5 msec typical before allowing write cycles.

#### b) Vcc sense

While below 3.8V typical write cycles are inhibited.

### c) Write inhibiting

Holding  $\overline{\text{OE}}$  low and either  $\overline{\text{CS}}$  or  $\overline{\text{WE}}$  high inhibits write cycles.

## d) Noise filter

Pulses of <8ns (typ) on  $\overline{\text{WE}}$  or  $\overline{\text{CS}}$  will not initiate a write cycle.

