## Product Features

- DC - 4000 MHz
- +28 dBm P1dB
- +40 dBm Output IP3
- High Drain Efficiency
- 17 dB Gain @ 1900 MHz
- MTBF > 100 Years
- SOT-89 SMT Package


## Product Description

The FP1189 is a high performance $1 / 2$-Watt HFET (Heterostructure FET) in a low-cost SOT-89 surfacemount package. This device works optimally at a drain bias of +8 V and 100 mA to achieve +40 dBm output IP3 performance and an output power of +28 dBm at $1-\mathrm{dB}$ compression.

The device conforms to WJ Communications' long history of producing high reliability and quality components. The FP1189 has an associated MTBF of over 100 years at a mounting temperature of $85^{\circ} \mathrm{C}$. All devices are $100 \%$ RF \& DC tested.

The product is targeted for use as driver amplifiers for wireless infrastructure where high performance and high efficiency is required.

## Functional Diagram



| Function | Pin No. |
| :---: | :---: |
| Input | 1 |
| Ground | 2 |
| Output/Bias | 3 |
| Ground | 4 |

## Specifications

| DC Electrical Parameter | Units | Min | Typ |  |
| :--- | :---: | :--- | :---: | :---: |
| Max |  |  |  |  |
| Saturated Drain Current ${ }^{1}, \mathrm{I}_{\text {dss }}$ | mA |  | 300 |  |
| Transconductance, $\mathrm{G}_{\mathrm{m}}$ | mS |  | 175 |  |
| Pinch Off Voltage $^{2}, \mathrm{~V}_{\mathrm{p}}$ | V |  | -2.0 |  |


|  | Units | Min | Typ | Max |
| :--- | :---: | :---: | :---: | :---: |
| Parameters ${ }^{3}$ | MHz | DC |  | 4000 |
| Frequency Range | dB |  | 17 |  |
| Small Signal Gain, Gss | dBm |  | +28 |  |
| Output P1dB | dBm |  | +40 |  |
| Output IP3 ${ }^{4}$ | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |  |  | 70 |

1. $I_{\text {dss }}$ is measured with $\mathrm{V}_{\mathrm{gs}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{ds}}=3 \mathrm{~V}$.
2. Pinch-off voltage is measured when $I_{d s}=0.8 \mathrm{~mA}$.
3. Test conditions unless otherwise noted: $T=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DS}}=8 \mathrm{~V}, \mathrm{I}_{\mathrm{DQ}}=100 \mathrm{~mA}$, frequency $=1960 \mathrm{MHz}$ in an application circuit with $Z_{L}=Z_{\text {LOPT }}, Z_{S}=Z_{\text {SOPT }}$.
4. 3OIP measured with two tones at an output power of $+15 \mathrm{dBm} /$ tone separated by 1 MHz . The suppression on the largest IM3 product is used to calculate the 3OIP using a 2:1 rule.

## Absolute Maximum Ratings

| Parameters | Rating |
| :--- | :---: |
| Operating Case Temperature | -40 to $+85^{\circ} \mathrm{C}$ |
| Storage Temperature | -40 to $+125^{\circ} \mathrm{C}$ |
| Maximum DC Power | 2 W |
| RF Input Power (continuous) | +20 dBm |

[^0]Typical Parameters

| Parameter | Units |  |  | Typical |  |  |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| Frequency | MHz | 900 | 1960 | 2140 |  |  |
| S21 | dB | TBD | 16.5 | 17 |  |  |
| S11 | dB | TBD | -23 | -30 |  |  |
| S22 | dB | TBD | -6 | -7 |  |  |
| Output P1dB | dBm | TBD | +28 | +28 |  |  |
| Output IP3 | dBm | TBD | +40 | +40 |  |  |
| Noise Figure | dB | TBD | 3.8 | 3.9 |  |  |
| Drain Voltage | V | TBD | +8.0 | +8.0 |  |  |
| Drain Current | mA | TBD | 100 | 100 |  |  |

1. The drain current is the quiescent current at small signal output levels. The current may increase as the output power is increased near its compression point.

## Ordering Information

| Part No. | Description |
| :--- | :--- |
| FP1189 | $1 / 2$-Watt HFET <br> (Available in Tape \& Reel) |
| FP1189-PCB-900 | 900 MHz Application Circuit |
| FP1189-PCB-1900 | 1900 MHz Application Circuit |

## Application Circuit: 1960 MHz

Typical Specifications

| Frequency | 1960 |
| :--- | :---: |
| S21 - Gain | 16.5 dB |
| S11 - Input R.L. | -23 dB |
| S22 - Output R.L. | -6 dB |
| Output P1dB | +28 dBm |
| Output IP3 | +40 dBm |
| Noise Figure | 3.8 dB |
| $\mathrm{~V}_{\mathrm{dd}}$ | +8.0 V |
| $\mathrm{I}_{\mathrm{dd}}$ | 100 mA |

S-Parameters

$1 \mathrm{I}_{\mathrm{dd}}$ is the quiescent current at small signal output levels. The current may increase
as the output power is increased near its compression point.


## Application Note

Special attention should be taken to properly bias up the HFETs. Power supply sequencing is required to prevent the device from operating at $100 \% \mathrm{I}_{\mathrm{dss}}$ for a prolonged period of time and possibly causing damage to the device. It is recommended that for the safest operation, the negative supply be "first on and last off." With a negative gate voltage present, the drain voltage can then be applied to the device. The gate voltage can then be adjusted to have the device be used at the proper quiescent bias condition.

An optional temperature-compensation active-bias circuit is recommended for use with the application circuit, which requires two standard voltage supplies +8 V and -4 V , and is set for an optimal drain bias of $+8 \mathrm{~V} @ 100 \mathrm{~mA}$. The circuit schematic, shown on the right, uses dual PNP transistors to provide a constant drain current into the FET and also eliminating the effects of pinchoff variation. Temperature compensation is achieved by tracking the voltage variation with the temperature of the emitter-to-base junction of the PNP transistors. Thus the transistor emitter voltage adjusts the voltage incident at the gate of the FET so that the device draws a constant current, regardless of the temperature. Two fixed voltage supplies are needed for operation. A Rohm dual transistor, UMT1N, and a dual-chip resistor ( $8.2 \mathrm{k} \Omega$ ) are recommended to minimize board space and help decrease the current variability through R4 with the components being matched to one another. The active-bias circuit can directly be attached to the voltage supply ports in the circuit diagram as shown above $\left(\mathrm{V}_{\mathrm{dd}}\right.$ and $\left.\mathrm{V}_{\mathrm{gg}}\right)$.


This document contains information on a new product

The Communications Edge ${ }^{\text {TM }}$

OUTLINE DRAWING


LAND PATTERN
 2. Trace width depends on PC board.
3. A minimum of 1 oz . 1 oz. copper should be used.


MOUNTING CONFIGURATION



[^0]:    Operation of this device above any of there parameters may cause permanent damage

