

Byte-wide Parallel Input, 12-bit Voltage Output DAC

Production Data, June 1999, Rev 1.0

FEATURES

- Dual 12-bit voltage output DAC
- Dual supply 2.7V to 5.5V operation
- DNL ±0.4 LSB, INL ±1.5 LSB
- Programmable settling time 1µs or 3µs typical
- 8-bit micro controller compatible interface
- Power down mode (10nA)

APPLICATIONS

- Battery powered test instruments
- · Digital offset and gain adjustment
- · Battery operated/remote industrial controls
- . Machine and motion control devices
- · Wireless telephone and communication systems
- · Speech synthesis
- Arbitrary waveform generation

ORDERING INFORMATION

DEVICE	TEMP. RANGE	PACKAGE
WM2613CDT	0° to 70°C	20-pin TSSOP
WM2613IDT	-40° to 85°C	20-pin TSSOP

DESCRIPTION


The WM2613 is a 12-bit voltage output, resistor string, digital-toanalogue converter. The DAC can be powered down under software or hardware control, reducing power consumption to 10nA.

The device has an 8-bit microcontroller compatible parallel interface. The eight data LSBs, the four data MSBs, and the three control bits are written using three different addresses.


Excellent performance is delivered with a typical DNL of 0.4 LSBs. The output stage is buffered by a x2 gain near rail-to-rail amplifier, which features a Class A output stage (slow mode, class AB). The settling time of the DAC is software programmable to allow the designer to optimize speed versus power dissipation.

The device is available in a 20-pin TSSOP package. Commercial temperature (0° to 70°C) and Industrial temperature (-40° to 85°C) variants are supported.

BLOCK DIAGRAM




TYPICAL PERFORMANCE



Lutton Court, Bernard Terrace, Edinburgh, EH8 9NX, UK

Tel: +44 (0) 131 667 9386 Fax: +44 (0) 131 667 5176 Email: sales@wolfson.co.uk http://www.wolfson.co.uk

PIN CONFIGURATION



PIN DESCRIPTION

PIN NO	NAME	TYPE	DESCRIPTION
1	D2	Digital input	Data input.
2	D3	Digital input	Data input.
3	D4	Digital input	Data input.
4	D5	Digital input	Data input.
5	D6	Digital input	Data input.
6	D7	Digital input	Data input.
7	A1	Digital input	Address input.
8	A0	Digital input	Address input.
9	SPD	Digital input	Speed select. Digital input.
10	DVDD	Supply	Digital positive power supply.
11	AVDD	Supply	Analogue positive power supply.
12	REFIN	Analogue input	Voltage reference input.
13	OUT	Analogue output	DAC analogue voltage output.
14	GND	Supply	Ground.
15	NPD	Digital input	Power down. Active low digital input which powers down all analogue circuits.
16	NLDAC	Digital input	Load DAC. Digital input active low. NLDAC must be taken low to update the DAC latch from the holding latches.
17	NWE	Digital input	Write enable. Digital input active low.
18	NCS	Digital input	Chip select. Digital input active low.
19	D0	Digital input	Data input.
20	D1	Digital input	Data input.

ABSOLUTE MAXIMUM RATINGS

Absolute Maximum Ratings are stress ratings only. Permanent damage to the device may be caused by continuously operating at or beyond these limits. Device functional operating limits and guaranteed performance specifications are given under Electrical Characteristics at the test conditions specified



ESD Sensitive Device. This device is manufactured on a CMOS process. It is therefore generically susceptible to damage from excessive static voltages. Proper ESD precautions must be taken during handling and storage of this device.

CONDITION		MIN	MAX
Supply voltages, AVDD or DVDD to GN	Supply voltages, AVDD or DVDD to GND		7V
Supply voltage differences, AVDD to D\	/DD	-2.8V	2.8V
Reference input voltage		-0.3V	DVDD + 0.3V
Digital input voltage range to GND	Digital input voltage range to GND		AVDD + 0.3V
Operating temperature range, T _A	WM2613C	0°C	70°C
	WM2613I	-40°C	85°C
Storage temperature		-65°C	150°C
Lead temperature 1.6mm (1/16 inch) so	Idering for 10 seconds		260°C

RECOMMENDED OPERATING CONDITIONS

PARAMETER	SYMBOL	OL TEST CONDITIONS		TYP	MAX	UNIT
Supply voltage	AVDD, DVDD		2.7		5.5	V
High-level digital input voltage	V _{IH}	DVDD = 2.7V to 5.5V	2			V
Low-level digital input voltage	V_{IL}	DVDD = 2.7V to 5.5V			0.8	V
Reference voltage to REFIN	V_{REF}	See Note			AVDD - 1.5	V
Load resistance	R _L		2			kΩ
Load capacitance	CL				100	pF
Operating free-air temperature	T _A	WM2613CDT	0		70	Ŝ
		WM2613IDT	-40		85	ô

Note: Reference voltages greater than AVDD/2 will cause saturation for large DAC codes.

ELECTRICAL CHARACTERISTICS

Test Conditions:

 $R_L = 10k\Omega$, $C_L = 100pF$. AVDD = DVDD = 5V \pm 10%, $V_{REF} = 2.048V$ and AVDD = DVDD = 3V \pm 10%, $V_{REF} = 1.024V$ over recommended operating free-air temperature range (unless noted otherwise)

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Static DAC Specifications	<u> </u>		•	1	1	
Resolution			12			bits
Integral non-linearity	INL	See Note 1		±1.5	±4	LSB
Differential non-linearity	DNL	See Note 2		±0.4	±1	LSB
Zero code error	ZCE	See Note 3		3	±20	mV
Gain error	GE	See Note 4		±0.25	±0.5	% FSR
D.c power supply rejection ratio	d.c. PSRR	See Note 5		0.5		mV/V
Zero code error temperature coefficient		See Note 6		3		ppm/°C
Gain error temperature coefficient		See Note 6		1		ppm/°C
DAC Output Specifications	•					
Output voltage range			0		AVDD - 0.4	V
Output load regulation		$2k\Omega$ to $10k\Omega$ load. See Note 7		0.1	0.3	%
Power Supplies	<u> </u>		•	1	1	
Active supply current	IDD	No load, VIH = DVDD, VIL = 0V AVDD = DVDD = 5V, V _{REF} = 2.048V See Note 8				
		Slow Fast AVDD = DVDD = 3V, $V_{REF} = 1.024V$		0.5 1.6	1.3 3.0	mA mA
		Slow Fast		0.4 1.4	1.1 2.7	mA mA
Power down supply current		No load, all digital inputs 0V or DVDD. See Note 9		0.01	10	μΑ
Dynamic DAC Specifications				ı		
Slew rate		DAC code 128 to 4095, 10%-90% See Note 10				
		Slow Fast		1.5		V/μs
Settling time		DAC code 128 to 4095 Slow Fast		3.5		V/μs μs
Glitch operay				1.0		μS
Glitch energy Signal to noise ratio	SNR	Code 2047 to code 2048 $f_S = 480 \text{ksps},$	65	78		nV-s dB
-		f _{OUT} = 1kHz BW = 20kHz, TA = 25°C See Note 12				
Signal to noise and distortion ratio	SNRD	f _S = 480ksps, 58 69 f _{OUT} = 1kHz BW = 20kHz, TA = 25°C See Note 12			dB	
Total harmonic distortion	THD	f_S = 480ksps, f_{OUT} = 1kHz BW = 20kHz, TA = 25°C See Note 12		-68	-60	dB
Spurious free dynamic range	SPFDR	f_S = 480ksps, f_{OUT} = 1kHz BW = 20kHz, T_A = 25°C See Note 12	60	72		dB

Test Conditions:

 $R_L = 10k\Omega$, $C_L = 100pF$. AVDD = DVDD = 5V \pm 10%, $V_{REF} = 2.048V$ and AVDD = DVDD = 3V \pm 10%, $V_{REF} = 1.024V$ over recommended operating free-air temperature range (unless noted otherwise)

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Reference						
Reference input resistance	RREFIN			10		МΩ
Reference input capacitance	CREFIN			5		pF
Reference feedthrough		VREF = 1V _{PP} at 1kHz + 1.024V d.c., DAC code 0		-60		dB
Reference input bandwidth		VREF = 0.2V _{PP} + 1.024V d.c. DAC code 2048 Slow		1		MHz
		Fast		1.6		MHz
Digital Inputs						
High level input current	I _{IH}	Input voltage = DVDD			1	μΑ
Low level input current	I _{IL}	Input voltage = 0V			-1	μΑ
Input capacitance	Cı			8		pF

Notes:

- Integral non-linearity (INL) is the maximum deviation of the output from the line between zero and full scale excluding the
 effects of zero code and full scale errors).
- Differential non-linearity (DNL) is the difference between the measured and ideal 1LSB amplitude change
 of any adjacent two codes. A guarantee of monotonicity means the output voltage changes in the same
 direction (or remains constant) as a change in digital input code.
- 3. **Zero code error** is the voltage output when the DAC input code is zero.
- 4. Gain error is the deviation from the ideal full scale output excluding the effects of zero code error.
- Power supply rejection ratio is measured by varying AVDD from 4.5V to 5.5V and measuring the proportion of this signal imposed on the zero code error and the gain error.
- 6. Zero code error and Gain error temperature coefficients are normalised to full scale voltage.
- 7. **Output load regulation** is the difference between the output voltage at full scale with a $10k\Omega$ load and $2k\Omega$ load. It is expressed as a percentage of the full scale output voltage with a $10k\Omega$ load.
- I_{DD} is measured while continuously writing code 2048 to the DAC. For V_{IH} < DVDD 0.7V and V_{IL} > 0.7V supply current will increase.
- 9. Typical supply current in power down mode is 10nA. Production test limits are wider for speed of test.
- 10. Slew rate results are for the lower value of the rising and falling edge slew rates.
- 11. **Settling time** is the time taken for the signal to settle to within 0.5LSB of the final measured value for both rising and falling edges. Limits are ensured by design and characterisation, but are not production tested
- 12. SNR, SNRD, THD and SPFDR are measured on a synthesised sinewave at frequency f_{OUT} generated with a sampling frequency f_S .

SERIAL INTERFACE




Figure 1 Timing Diagram

SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t _{SUCSWE}	Setup time NCS low before positive NWE edge		13		ns
t _{SUDWE}	Data ready before positive NWE edge	9			ns
t _{HD}	Data hold after positive NWE edge	0			ns
t _{SUA}	Setup time for address bits A0, A1	17			ns
t _{HA}	Address hold after positive NWE edge	0			
t _{SUWELD}	Positive NWE edge before NLDAC low	0			ns
t _{WWE}	High pulse width of NWE	10			ns
t _{WLD}	Low pulse width of NLDAC	10			ns

TYPICAL PERFORMANCE GRAPHS




Figure 2 Integral Non-Linearity




Figure 3 Sink Current AVDD = DVDD = 3V




Figure 5 Source Current AVDD = DVDD = 3V




Figure 4 Sink Current AVDD = DVDD = 5V




Figure 6 Source Current AVDD = DVDD = 5V

DEVICE DESCRIPTION

GENERAL FUNCTION

The device uses a resistor string network buffered with an op amp to convert 12-bit digital data to analogue voltage levels (see Block Diagram). The output voltage is determined by the reference input voltage and the input code according to the following relationship:

Output voltage =
$$2(V_{REF})\frac{CODE}{4096}$$

	INPUT		OUTPUT
1111	1111	1111	2(V _{REF}) 4095/4096
	:		:
1000	0000	0001	2(V _{REF}) 2049 4096
1000	0000	0000	$2(V_{REF})\frac{2048}{4096} = V_{REF}$
0111	1111	1111	2(V _{REF}) 2047 4096
	:		:
0000	0000	0001	2(V _{REF}) 1/4096
0000	0000	0000	OV

Table 1 Binary Code Table (0V to $2V_{REF}$ Output), Gain = 2

POWER ON RESET

An internal power-on-reset circuit resets the DAC register to all 0s on power-up.

BUFFER AMPLIFIER

The output buffer has a near rail-to-rail output with short circuit protection and can reliably drive a $2k\Omega$ load with a 100pF load capacitance.

EXTERNAL REFERENCE

The reference voltage input is buffered which makes the DAC input resistance independent of code. The REFIN pin has an input resistance of $10M\Omega$ and an input capacitance of typically 5pF. The reference voltage determines the DAC full-scale output.

HARDWARE CONFIGURATION OPTIONS

The device has three configuration options that are controlled by device pins.

DEVICE POWER DOWN

The device can be powered-down by pulling pin NPD (pin 15) low. This powers down the DAC. This will reduce power consumption significantly. The NPD pin overrides the software control bit PWR. When the power down function is released the device reverts to the DAC code set prior to power down.

SETTLING TIME

The settling time of the device can be controlled by pin SPD (pin 9). A ONE on pin SPD will ensure a FAST settling time; a ZERO will ensure a SLOW settling time. The SPD pin high overrides the software control bit SPD.

SIMULTANEOUS DAC UPDATE

The NLDAC pin (Pin 16) can be held high to prevent word writes from updating the DAC latch. By writing the new value to the DAC then pulling NLDAC low, the new DAC code is loaded into the DAC latch.

PARALLEL INTERFACE

The device latches data on the positive edge of NWE. It must be enabled with NCS low. Whether the data is written to one of the DAC holding latches (MSW, LSW) or the control register, depends on the address bits A1 and A0. NLDAC low updates the DAC with the value in the holding latch, see Figure 7. NLDAC is an asynchronous input and can be held low, if a synchronous update is not necessary. Alternatively, the RLDAC bit of the control register can be used to synchronously update the DAC latch via software control, see Figure 8.




Figure 7 Example of a Complete Write Cycle Using NLDAC to Update the DAC




Figure 8 Example of a Complete Write Cycle Using the Control Word to Update the DAC. If NLDAC is held low as shown in Figure 8, latch will be transparent. This assumes that the RLDAC control register bit is low at the start and is written high on the final write.

SOFTWARE CONFIGURATION OPTIONS

DATA FORMAT

The WM2613 writes data either to one of the DAC holding latches or to the control register depending on the address bits A1 and A0.

A1	A0	REGISTER
0	0	DAC LSW holding
0	1	DAC MSW holding
1	0	Reserved
1	1	Control

D7	D6	D5	D4	D3	D2	D1	D0
Х	Х	Х	Х	Х	RLDAC	PWR	SPD

Table 2 Register Map

PROGRAMMABLE SETTLING TIME

Settling time is a software selectable 3.5 μ s or 1 μ s, typical to within ± 0.5 LSB of final value. This is controlled by the value of SPD – Bit D12. A ONE defines a settling time of 1 μ s, a ZERO defines a settling time of 3.5 μ s.

PIN	BIT	MODE
SPD	SPD	
0	0	Slow
0	1	Fast
1	0	Fast
1	1	Fast

Table 3 Programmable Settling Time

PROGRAMMABLE POWER DOWN

The power down function can be controlled by PWR. A ZERO configures the device as active, or fully powered up, a ONE configures the device into power down mode. When the power down function is released the device reverts to the DAC code set prior to power down.

PIN	BIT	POWER
NPD	PWR	
0	0	Down
0	1	Down
1	0	Normal
1	1	Down

Table 4 Programmable Power Down

LOAD DAC LATCH


Bit RLDAC controls the function of the DAC latch. A ONE configures the DAC latch as transparent. A ZERO configures the DAC latch to be controlled by pin NLDAC.

PIN	BIT	LATCH	
NLDAC	RLDAC		
0	0	Transparent	
0	1	Transparent	
1	0	Hold	
1	1	Transparent	

Table 5 Load DAC Latch

WM2613 Production Data

PACKAGE DIMENSIONS



Symbols	Dimensions (mm)		
	MIN	MOM	MAX
Α			1.20
\mathbf{A}_1	0.05		0.15
A_2	0.80	1.00	1.05
b	0.19		0.30
С	0.09		0.20
D	6.40	6.50	6.60
е	0.65 BSC		
E	6.4 BSC		
E ₁	4.30	4.40	4.50
L	0.45	0.60	0.75
θ	0°		8°
REF:	JEDEC.95, MO-153		

- NOTES:

 A. ALL LINEAR DIMENSIONS ARE IN MILLIMETERS.

 B. THIS DRAWING IS SUBJECT TO CHANGE WITHOUT NOTICE.

 C. BODY DIMENSIONS DO NOT INCLUDE MOLD FLASH OR PROTRUSION, NOT TO EXCEED 0.25MM.

 D. MEETS JEDEC.95 MO-153, VARIATION = AC. REFER TO THIS SPECIFICATION FOR FURTHER DETAILS.