| 256K	X88257	32,768 x 8 Bit

E^2 Micro-Peripheral

FEATURES

- **Multiplexed Address/Data Bus**
  - **—Direct Interface to Popular 8051 Family**
- **High Performance CMOS**
  - **—Fast Access Time, 120ns**
  - **—Low Power**
    - **—60mA Active Maximum**
    - **—500μA Standby Maximum**
- **Software Data Protection**
- **Toggle Bit Polling**
  - **—Early End of Write Detection**
- **Page Mode Write**
  - **—Allows up to 128 Bytes to be Written in One Write Cycle**
- **High Reliability**
  - **—Endurance: 10,000 Write Cycle**
  - **—Data Retention: 100 Years**
- **28-Lead PDIP Package**
- **28-Lead SOIC Package**
- **32-Lead PLCC Package**

DESCRIPTION

The X88257 is an 32K x 8 E^{2}PROM fabricated with advanced CMOS Textured Poly Floating Gate Technology. The X88257 features a multiplexed address and data bus allowing direct interface to a variety of popular single-chip microcontrollers operating in expanded multiplexed mode without the need for additional interface circuitry.

FUNCTIONAL DIAGRAM

6509 ILL F02.1

Characteristics subject to change without notice

X88257

PIN DESCRIPTIONS

Address/Data (A/D$_0$–A/D$_7$)

Multiplexed low-order addresses and data. The addresses flow into the device while ALE is HIGH. After ALE transitions from a HIGH to LOW the addresses are latched. Once the addresses are latched these pins input data or output data depending on $\overline{RD}$, $\overline{WR}$, $\overline{PSEN}$, and $\overline{CE}$.

Addresses (A$_8$–A$_{14}$)

High order addresses flow into the device when ALE = V$_{IH}$ and are latched when ALE goes LOW.

Chip Enable ($\overline{CE}$)

The Chip Enable input must be LOW to enable all read/write operations. When $\overline{CE}$ is HIGH, ALE is LOW, and CE is LOW, the X88257 is placed in the low power standby mode. If $\overline{CE}$ is used to select the device, the CE must be tied LOW.

Chip Enable (CE)

Chip enable is active HIGH. When CE is used to select the device, the $\overline{CE}$ must be tied HIGH.

Program Store Enable ($\overline{PSEN}$)

When the X88257 is to be used in a 8051-based system, $\overline{PSEN}$ is tied directly to the microcontroller's $\overline{PSEN}$ output.

Read ($\overline{RD}$)

When the X88257 is to be used in a 8051-based system, $\overline{RD}$ is tied directly to the microcontroller's $\overline{RD}$ output.

Write ($\overline{WR}$)

When the X88257 is to be used in a 8051-based system, $\overline{WR}$ is tied directly to the microcontroller's $\overline{WR}$ output.

Address Latch Enable (ALE)

Addresses flow through the latches to address decoders when ALE is HIGH and are latched when ALE transitions from a HIGH to LOW.

PIN CONFIGURATION

PDIP SOIC

Pin	Signal		Pin	Signal
1	A$_{14}$		28	V$_{CC}$
2	A$_{12}$		27	$\overline{WR}$
3	ALE		26	A$_{13}$
4	$\overline{PSEN}$		25	A$_8$
5	CE		24	A$_9$
6	NC		23	A$_{11}$
7	NC		22	$\overline{RD}$
8	NC		21	A$_{10}$
9	NC		20	$\overline{CE}$
10	NC		19	A/D$_7$
11	A/D$_0$		18	A/D$_6$
12	A/D$_1$		17	A/D$_5$
13	A/D$_2$		16	A/D$_4$
14	V$_{SS}$		15	A/D$_3$

X88257

6509 FHD F01.3

PLCC

Top pins (left to right): 4 ALE, 3 A$_{12}$, 2 A$_{14}$, 1 NC, 32 V$_{CC}$, 31 $\overline{WR}$, 30 A$_{13}$

Left pins		Right pins	
5	$\overline{PSEN}$	29	A$_8$
6	CE	28	A$_9$
7	NC	27	A$_{11}$
8	NC	26	NC
9	NC	25	$\overline{RD}$
10	NC	24	A$_{10}$
11	NC	23	$\overline{CE}$
12	NC	22	A/D$_7$
13	A/D$_0$	21	A/D$_6$

Bottom pins (left to right): 14 A/D$_1$, 15 A/D$_2$, 16 V$_{SS}$, 17 NC, 18 A/D$_3$, 19 A/D$_4$, 20 A/D$_5$

X88257

6509 FHD F01A.5

PIN NAMES

Symbol	Description
ALE	Address Latch Enable
A/D$_0$–A/D$_7$	Address Inputs/Data I/O
A$_8$–A$_{14}$	Address Inputs
$\overline{RD}$	Read Input
$\overline{WR}$	Write Input
$\overline{PSEN}$	Program Store Enable Input
$\overline{CE}$, CE	Chip Enable
V$_{SS}$	Ground
V$_{CC}$	Supply Voltage
NC	No Connect

6509 PGM T01.1

X88257

TYPICAL APPLICATION

U?

8051				X88257	
31	$\overline{EA}$/VP	P0.0	39 — 11	A/D0	
19	X1	P0.1	38 — 12	A/D1	
		P0.2	37 — 12	A/D2	
		P0.3	36 — 15	A/D3	
		P0.4	35 — 16	A/D4	
18	X2	P0.5	34 — 17	A/D5	
		P0.6	33 — 18	A/D6	
9	RESET	P0.7	32 — 19	A/D7	
		P2.0	21 — 25	A8	
		P2.1	22 — 24	A9	
12	INT0	P2.2	23 — 21	A10	
13	INT1	P2.3	24 — 23	A11	
14	T0	P2.4	25 — 2	A12	
15	T1	P2.5	26 — 26	A13	
		P2.6	27 — 1	A14	
1	P1.0	P2.7	28 — 20	$\overline{CE}$	
2	P1.1			CE	5
3	P1.2	$\overline{RD}$	17 — 22	$\overline{RD}$	
4	P1.3	$\overline{WR}$	16 — 27	$\overline{WR}$	
5	P1.4	$\overline{PSEN}$	29 — 4	$\overline{PSEN}$	
6	P1.5	ALE/$\overline{P}$	30 — 3	ALE	
7	P1.6	TXD	11		
8	P1.7	RXD	10		

6509 ILL F03.3

PRINCIPLES OF OPERATION

The X88257 is a highly integrated peripheral device for a wide variety of single-chip microcontrollers. The X88257 provides 32K-bytes of 5V E^{2}PROM which can be used either for program storage, data storage or a combination of both, in systems based upon Harvard (80XX) architectures. The X88257 incorporates the interface circuitry normally needed to decode the control signals and demultiplex the address/data bus to provide a "seamless" interface.

The interface inputs on the X88257 are configured such that it is possible to directly connect them to the proper interface signals of the appropriate single-chip micro-controller. In the Harvard type system, the reading of data from the chip is controlled either by the $\overline{PSEN}$ or the $\overline{RD}$ signal, which essentially maps the X88257 into both the Program and the Data Memory address map.

The X88257 also features the industry standard 5V E^{2}PROM characteristics such as byte or page mode write and Toggle Bit Polling.

DEVICE OPERATION

Modes—Mixed Program/Data Memory

By properly assigning the address spaces, a single X88257 can be used as both the program and data memory. This would be accomplished by connecting all the 8051 control outputs to the corresponding inputs of the X88257.

Program Memory Mode

This mode of operation is read-only. The $\overline{PSEN}$ and $\overline{ALE}$ inputs of the X88257 are tied directly to the $\overline{PSEN}$ and ALE outputs of the microcontroller. The $\overline{RD}$ and $\overline{WR}$ inputs are tied HIGH.

When ALE is HIGH, the A/D$_0$–A/D$_7$ and A$_8$–A$_{14}$ addresses flow into the device. The addresses, both low- and high-order, are latched when ALE transitions LOW (V_{IL}). $\overline{PSEN}$ will then go LOW and after t_{PLDV}; Valid data is presented on the A/D$_0$–A/D$_7$ pins. $\overline{CE}$ must be LOW during the entire operation.

X88257

DATA MEMORY MODE

This mode of operation allows both read and write functions. The $\overline{PSEN}$ input is tied to V_{IH} or to V_{CC} through a pull-up resistor. The ALE, $\overline{RD}$, and $\overline{WR}$ inputs are tied directly to the microcontroller ALE, $\overline{RD}$, and $\overline{WR}$ outputs.

Read

This operation is quite similar to the program memory read. A HIGH to LOW transition on ALE latches the addresses and the data will be output on the AD pins after $\overline{RD}$ goes LOW (t_{RLDV}).

Write

A write is performed by latching the addresses on the falling edge of ALE. Then $\overline{WR}$ is strobed LOW followed by valid data being presented at the A/D_0–A/D_7 pins. The data will be latched into the X88257 on the rising edge of $\overline{WR}$. To write to the X88257, a three-byte command sequence must precede the byte(s) being written. (See Software Data Protection.)

MODE SELECTION

$\overline{CE}$	$\overline{PSEN}$	$\overline{RD}$	$\overline{WR}$	Mode	I/O	Power
V_{CC}	X	X	X	Standby	High Z	Standby (CMOS)
HIGH	X	X	X	Standby	High Z	Standby (TTL)
LOW	LOW	HIGH	HIGH	Read	D_{OUT}	Active
LOW	HIGH	LOW	HIGH	Read	D_{OUT}	Active
LOW	HIGH	HIGH	⤴	Write	D_{IN}	Active

6509 PGM T02

PAGE WRITE OPERATION

Regardless of the microcontroller employed, the X88257 supports page mode write operations. This allows the microcontroller to write from 1 to 128 bytes of data to the X88257. Each individual write within a page write operation must conform to the byte write timing requirements.

The falling edge of $\overline{WR}$ starts a timer delaying the internal programming cycle 100µs. Therefore, each successive write operation must begin within 100µs of the last byte written. The following waveforms illustrate the sequence and timing requirements.

Page Write Timing Sequence for $\overline{WR}$ Controlled Operation

6509 ILL F08.1

**Notes:** (1) For each successive write within a page write cycle A_7–A_{14} must be the same.

X88257

TOGGLE BIT POLLING

Because the typical write timing is less than the specified 5ms, Toggle Bit Polling has been provided to determine the early end of write. During the internal programming cycle I/O_6 will toggle from "1" to "0" and "0" to "1" on subsequent attempts to read the device. When the internal cycle is complete the toggling will cease and the device will be accessible for additional read or write operations.

Toggle Bit Polling $\overline{\text{RD}}$/$\overline{\text{WR}}$ Control

6509 ILL F09.1

SOFTWARE DATA PROTECTION

Software Data Protection (SDP) is employed to protect the entire array against inadvertent writes. To write to the X88257, a three-byte command sequence must precede the byte(s) being written. All write operations, both the command sequence and any data write operations must conform to the page write timing requirements.

Writing with SDP

WRITE AA
TO 5555

WRITE 55
TO 2AAA

WRITE A0
TO 5555

PERFORM BYTE
OR PAGE WRITE
OPERATIONS

WAIT t_{WC}

EXIT ROUTINE

6509 ILL F10.1

X88257

ABSOLUTE MAXIMUM RATINGS*

Temperature under Bias .... −65°C to +135°C
Storage Temperature .... −65°C to +150°C
Voltage on any Pin with
     Respect to V_{SS} .... −1V to +7V
D.C. Output Current 5mA
Lead Temperature
     (Soldering, 10 seconds) .... 300°C

*COMMENT

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and the functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS

Temperature	Min.	Max.
Commercial	0°C	+70°C
Industrial	−40°C	+85°C
Military	−55°C	+125°C

6509 PGM T03.1

Supply Voltage	Limits
X88257	5V ±10%

6509 PGM T04.1

D.C. OPERATING CHARACTERISTICS (Over recommended operating conditions unless otherwise specified.)

Symbol	Parameter	Limits Min.	Limits Max.	Units	Test Conditions
I_{CC}	V_{CC} Current (Active)		60	mA	$\overline{CE} = \overline{RD} = V_{IL}$, All I/O's = Open, Other Inputs = V_{CC}
$I_{SB1(CMOS)}$	V_{CC} Current (Standby)		500	µA	$\overline{CE} = V_{CC} - 0.3V$, All I/O's = Open, Other Inputs = $V_{CC} - 0.3V$, ALE = V_{IL}
$I_{SB2(TTL)}$	V_{CC} Current (Standby)		6	mA	$\overline{CE} = V_{IH}$, All I/O's = Open, Other Inputs = V_{IH}, ALE = V_{IL}
I_{LI}	Input Leakage Current		10	µA	$V_{IN} = V_{SS}$ to V_{CC}
I_{LO}	Output Leakage Current		10	µA	$V_{OUT} = V_{SS}$ to V_{CC}, $\overline{RD} = V_{IH} = \overline{PSEN}$
V_{IL}[3]	Input LOW Voltage	−1	0.8	V	
V_{IH}[3]	Input HIGH Voltage	2	$V_{CC} + 0.5$	V	
V_{OL}	Output LOW Voltage		0.4	V	$I_{OL} = 2.1$mA
V_{OH}	Output HIGH Voltage	2.4		V	$I_{OH} = -400$µA

6509 PGM T05.1

CAPACITANCE $T_A = +25°C$, f = 1MHz, V_{CC} = 5V

Symbol	Test	Max.	Units	Conditions
$C_{I/O}$[4]	Input/Output Capacitance	10	pF	$V_{I/O} = 0V$
C_{IN}[4]	Input Capacitance	6	pF	$V_{IN} = 0V$

6509 PGM T06

POWER-UP TIMING

Symbol	Parameter	Max.	Units
t_{PUR}[4]	Power-Up to Read	1	ms
t_{PUW}[4]	Power-Up to Write	5	ms

6509 PGM T07

Notes: (3) V_{IL} min. and V_{IH} max. are for reference only and are not tested.
(4) This parameter is periodically sampled and not 100% tested.

A.C. CONDITIONS OF TEST

Input Pulse Levels	0V to 3V
Input Rise and Fall Times	10ns
Input and Output Timing Levels	1.5V

6509 PGM T08.1

EQUIVALENT A.C. TEST CIRCUIT

6509 ILL F04.3

A.C. CHARACTERISTICS (Over the recommended operating conditions unless otherwise specified.)

$\overline{PSEN}$ Controlled Read Cycle

Symbol	Parameter	Min.	Max.	Units
t_{LHLL}	ALE Pulse Width	80		ns
t_{AVLL}	Address Setup Time	20		ns
t_{LLAX}	Address Hold Time	30		ns
t_{PLDV}	$\overline{PSEN}$ Read Access Time		120	ns
t_{PHDX}	Data Hold Time	0		ns
t_{ELLL}	Chip Enable Setup Time	7		ns
PW_{PL}	$\overline{PSEN}$ Pulse Width	150		ns
t_{PS}	$\overline{PSEN}$ Setup Time	30		ns
t_{PH}	$\overline{PSEN}$ Hold Time	20		ns
t_{PHDZ} [5]	$\overline{PSEN}$ Disable to Output in High Z		50	ns
t_{PLDX} [5]	$\overline{PSEN}$ to Output in Low Z	10		ns

6509 PGM T09

$\overline{PSEN}$ Controlled Read Timing Diagram

6509 ILL F05.1

**Note:** (5) This parameter is periodically sampled and not 100% tested.

X88257

$\overline{RD}$ Controlled Read Cycle

Symbol	Parameter	Min.	Max.	Units
t_{LHLL}	ALE Pulse Width	80		ns
t_{AVLL}	Address Setup Time	20		ns
t_{LLAX}	Address Hold Time	30		ns
t_{RLDV}	$\overline{RD}$ Read Access Time		120	ns
t_{RHDX}	Data Hold Time	0		ns
t_{ELLL}	Chip Enable Setup Time	7		ns
PW_{RL}	$\overline{RD}$ Pulse Width	150		ns
t_{RDS}	$\overline{RD}$ Setup Time	30		ns
t_{RDH}	$\overline{RD}$ Hold Time	20		ns
t_{RHDZ} [6]	$\overline{RD}$ Disable to Output in High Z		50	ns
t_{RLDX} [6]	$\overline{RD}$ to Output in Low Z	0		ns

6509 PGM T10

$\overline{RD}$ Controlled Read Timing Diagram

6509 ILL F06.1

Note: (6) This parameter is periodically sampled and not 100% tested.

SYMBOL TABLE

| WAVEFORM	INPUTS	OUTPUTS
	Must be steady	Will be steady
	May change from LOW to HIGH	Will change from LOW to HIGH
	May change from HIGH to LOW	Will change from HIGH to LOW
	Don't Care: Changes Allowed	Changing: State Not Known
	N/A	Center Line is High Impedance

8

X88257

$\overline{\text{WR}}$ Controlled Write Cycle

Symbol	Parameter	Min.	Max.	Units
t_{LHLL}	ALE Pulse Width	80		ns
t_{AVLL}	Address Setup Time	20		ns
t_{LLAX}	Address Hold Time	30		ns
t_{DVWH}	Data Setup Time	50		ns
t_{WHDX}	Data Hold Time	30		ns
t_{ELLL}	Chip Enable Setup Time	7		ns
t_{WLWH}	$\overline{\text{WR}}$ Pulse Width	120		ns
t_{WRS}	$\overline{\text{WR}}$ Setup Time	30		ns
t_{WRH}	$\overline{\text{WR}}$ Hold Time	20		ns
t_{BLC}	Byte Load Time (Page Write)	0.5	100	μs
t_{WC} [7]	Write Cycle Time		5	ms

6509 PGM T11

$\overline{\text{WR}}$ Controlled Write Timing Diagram

6509 ILL F07.1

Note: (7) t_{WC} is the minimum cycle time to be allowed from the system perspective unless polling techniques are used. It is the maximum time the device requires to automatically complete the internal write operation.

NOTES

NOTES

X88257

PACKAGING INFORMATION

28-LEAD PLASTIC DUAL IN-LINE PACKAGE TYPE P

1.470 (37.34)
1.400 (35.56)

PIN 1 INDEX

PIN 1

0.557 (14.15)
0.510 (12.95)

1.300 (33.02)
REF.

0.085 (2.16)
0.040 (1.02)

0.160 (4.06)
0.125 (3.17)

SEATING PLANE

0.030 (0.76)
0.015 (0.38)

0.160 (4.06)
0.120 (3.05)

0.110 (2.79)
0.090 (2.29)

0.065 (1.65)
0.040 (1.02)

0.022 (0.56)
0.014 (0.36)

0.625 (15.88)
0.590 (14.99)

TYP. 0.010 (0.25)

0°
15°

NOTE:
1. ALL DIMENSIONS IN INCHES (IN PARENTHESES IN MILLIMETERS)
2. PACKAGE DIMENSIONS EXCLUDE MOLDING FLASH

3926 FHD F04

X88257

PACKAGING INFORMATION

28-LEAD PLASTIC SMALL OUTLINE GULL WING PACKAGE TYPE S

0.299 (7.59)
0.290 (7.37)

0.419 (10.64)
0.394 (10.01)

0.020 (0.508)
0.014 (0.356)

0.713 (18.11)
0.697 (17.70)

0.105 (2.67)
0.092 (2.34)

BASE PLANE

SEATING PLANE

0.050 (1.270)
BSC

0.012 (0.30)
0.003 (0.08)

0.0200 (0.5080)
0.0100 (0.2540) X 45°

0.013 (0.32)
0.008 (0.20)

0° – 8°

0.0350 (0.8890)
0.0160 (0.4064)

0.050" TYPICAL

0.050"
TYPICAL

0.42" MAX

FOOTPRINT

0.030" TYPICAL
28 PLACES

NOTES:
1. ALL DIMENSIONS IN INCHES (IN PARENTHESES IN MILLIMETERS)
2. FORMED LEAD SHALL BE PLANAR WITH RESPECT TO ONE ANOTHER WITHIN 0.004 INCHES

3926 FHD F17

13

X88257

PACKAGING INFORMATION

32-LEAD PLASTIC LEADED CHIP CARRIER PACKAGE TYPE J

0.420 (10.67)

0.050 (1.27) TYP.

0.021 (0.53)
0.013 (0.33)
TYP. 0.017 (0.43)

0.045 (1.14) x 45°

FOOTPRINT

0.030" TYPICAL
32 PLACES

0.050"
TYPICAL

0.050"
TYPICAL

0.510"
TYPICAL

0.400"

0.300"
REF

0.410"

0.495 (12.57)
0.485 (12.32)
TYP. 0.490 (12.45)

0.453 (11.51)
0.447 (11.35)
TYP. 0.450 (11.43)

0.300 (7.62)
REF.

PIN 1

0.595 (15.11)
0.585 (14.86)
TYP. 0.590 (14.99)

0.553 (14.05)
0.547 (13.89)
TYP. 0.550 (13.97)

0.400
(10.16) REF.

SEATING PLANE
±0.004 LEAD
CO – PLANARITY

0.015 (0.38)

0.095 (2.41)
0.060 (1.52)

0.140 (3.56)
0.100 (2.45)
TYP. 0.136 (3.45)

0.048 (1.22)
0.042 (1.07)

3° TYP.

NOTES:
1. ALL DIMENSIONS IN INCHES (IN PARENTHESES IN MILLIMETERS)
2. DIMENSIONS WITH NO TOLERANCE FOR REFERENCE ONLY

3926 FHD F13

X88257

ORDERING INFORMATION

X88257 <u>X</u> <u>X</u>

Device

Temperature Range
Blank = Commercial = 0°C to +70°C
I = Industrial = –40°C to +85°C
M = Military = –55°C to +125°C

Package
P = 28-Lead Plastic DIP
S = 28-Lead SOIC
J = 32-Lead PLCC