# YAMAHA L S I

# **YTD421B**

**APPLICATION MANUAL** 

**IDR** 

**ISDN Driver / Receiver** 



YTD421B APPLICATION MANUAL CATALOG No.: LSI-6TD421B4 2001.01

#### IMPORTANT NOTICE

- Yamaha reserves the right to make changes to its Products and to this
  document without notice. The information contained in this document has been
  carefully checked and is believed to be reliable. However, Yamaha assumes no
  responsibilities for inaccuracies and makes no commitment to update or to keep
  current the information contained in this document.
- 2. These Yamaha Products are designed only for commercial and normal industrial applications, and are not suitable for other uses, such as medical life support equipment, nuclear facilities, critical care equipment or any other application the failure of which could lead to death, personal injury or environmental or property damage. Use of the Products in any such application is at the customer's sole risk and expense.
- 3. YAMAHA ASSUMES NO LIABILITY FOR INCIDENTAL, CONSEQUENTIAL, OR SPECIAL DAMAGES OR INJURY THAT MAY RESULT FROM MISAPPLICATION OR IMPROPER USE OR OPERATION OF THE PRODUCTS.
- 4. YAMAHA MAKES NO WARRANTY OR REPRESENTATION THAT THE PRODUCTS ARE SUBJECT TO INTELLECTUAL PROPERTY LICENSE FROM YAMAHA OR ANY THIRD PARTY, AND YAMAHA MAKES NO WARRANTY OR REPRESENTATION SPECIFICALLY EXCLUDES ANY LIABILITY TO THE CUSTOMER OR ANY THIRD PARTY ARISING FROM OR RELATED TO THE PRODUCTS' INFRINGEMENT OF ANY THIRD PARTY'S INTELLECTUAL PROPERTY RIGHTS, INCLUDING THE PATENT, COPYRIGHT, TRADEMARK OR TRADE SECRET RIGHTS OF ANY THIRD PARTY.
- 5. EXAMPLES OF USE DESCRIBED HEREIN ARE MERELY TO INDICATE THE CHARACTERISTICS AND PERFORMANCE OF YAMAHA PRODUCTS. YAMAHA ASSUMES NO RESPONSIBILITY FOR ANY INTELLECTUAL PROPERTY CLAIMS OR OTHER PROBLEMS THAT MAY RESULT FROM APPLICATIONS BASED ON THE EXAMPLES DESCRIBED HEREIN. YAMAHA MAKES NO WARRANTY WITH RESPECT TO THE PRODUCTS, EXPRESS OR IMPLIED, INCLUDING, BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR USE AND TITLE.

# Contents

1	INTRODUCTION           1.1 General Description            1.2 Features	3 3
2	BLOCK DIAGRAM  2.1 User Network Interface Block Diagram	<b>5</b> 5
3	PIN DESCRIPTIONS           3.1 Pin Assignments            3.2 Pin Functions            3.2.1 Common Section            3.2.2 Receiver Section            3.2.3 Driver Section	7 7 8 8 8 9
4	4.1 Receiver Section          4.2 Driver Section	11 11 12 12
5	5.1 Absolute Maximum Ratings 5.2 Recommended Operating Conditions 5.3 DC Characteristics 5.4 AC Characteristics 5.4.1 Receiver Characteristics 5.4.2 Driver Characteristics	13 13 14 15 15 16 17
	PACKAGE OUTLINE PPENDIX	19
A	EXAMPLE OF APPLICATIONS A.1 Example of Application Circuits	<b>21</b> 21

2 CONTENTS

### INTRODUCTION

#### 1.1 General Description

YTD421B (IDR) is an analog driver/receiver LSI for the ISDN BRI S/T interface. Since YTD421B can be used on both TE (Terminal Equipment) side and NT (Network Termination) side, with connecting TTL interface LSI for TE (YTD423), or that for DSU, each chip set allows layer 1 function conforming to ITU-T Recommendation I.430.

#### 1.2 Features

- 1. Compatible with ITU-T Recommendation I.430 [1992 edition] and TTC Standard JT-I430 [1993 edition]
- 2. Connects directly to the Yamaha YTD423 using TTL interface
- 3. Allows direct connection to +3.3 volt supply operation LSI
- 4. Neither external relay nor common mode choke is required
- 5. 1:2 pulse transformer interface
- 6. Low power consumption
- 7. CMOS technology
- 8. 20-pin SSOP
- 9. Operates on single +5 volt supply

# **BLOCK DIAGRAM**

### 2.1 User Network Interface Block Diagram

YTD421B can be used as the ISDN BRI S/T interface driver/receiver on both TE side and NT side. The block diagram of user network interface with YTD421B is shown in Figure 2.1.





Figure 2.1: User Network Interface Block Diagram

### 2.2 YTD421B Internal Block Diagram

YTD421B internal block diagram is shown in Figure 2.2.



Note: Normal output or Open drain

Figure 2.2: YTD421B Internal Block Diagram

# PIN DESCRIPTIONS

### 3.1 Pin Assignments

The pin assignments of YTD421B are shown in Figure 3.1.




Figure 3.1: YTD421B-E (20-pin SSOP) Pin Assignments [Top View]

#### 3.2 Pin Functions

#### 3.2.1 Common Section

Pin No.	Pin Name	I/O	Function	Remarks
9,13	$V_{\mathrm{DD}}$	PWR	+5V±5% Power supply	
1,16	$V_{SS}$	GND	Ground	
11	RX	_	Connecting external resistor	
15	CX1	_	Connecting external capacitor 1	
18	CX2	_	Connecting external capacitor 2	
			Sleep Mode	
10	SLEEP	IN	"H": Standby (Low power consumption) mode	Note 1
			"L": Active mode	

Note 1: When making SLEEP pin "H", connects it to VDDO power source pin.

#### 3.2.2 Receiver Section

Pin No.	Pin Name	I/O	Function	Remarks
4	HRD	OUT	High Pulse of Receive Data  Outputs the high pulse of received AMI signal.  Changes the output type by setting ODSEL pin.  TTL interface.	Note 2
3	LRD	OUT	Low Pulse of Receive Data  Outputs the low pulse of received AMI signal.  Changes the output type by setting ODSEL pin.  TTL interface.	Note 2
20	LI1	IN	S/T Line Input (positive) Inputs S/T interface data through a pulse transformer.	
17	LI2	IN	S/T Line Input (negative) Inputs S/T interface data through a pulse transformer.	
19	LICT	OUT	S/T Line Reference Source Output Connects to the pulse transformer's center tap	
5	ODSEL	IN	HRD, LRD Output Select  "H": HRD, LRD pin normal output  (positive polarity)  "L": HRD, LRD pin open drain  (negative polarity)	Note 3 Note 4
2	VDDO	PWR	Power Source for HRD, LRD pin  Connects to the power source of the circuit which HRD pin and LRD pin are connected to.  It enables the interface with +3.3V circuit.	

**Note 2:** When pulling HRD pin and LRD pin up via pull-up resistors, pulls them up to VDDO power source pin.

Note 3: When making ODSEL pin "H", connects it to VDDO power source pin.

Note 4: "positive polarity" means the condition that voltage level = "H" when logic = binary "0". "negative polarity" means the condition that voltage level = "L" when logic = binary "0".

3.2. PIN FUNCTIONS

#### 3.2.3 Driver Section

Pin No.	Pin Name	I/O	Function	Remarks	
			High Pulse of Transmit Data		
8	HTD	IN	Inputs the high pulse of transmitting AMI signal.	Note 5	
0		111	Selects the polarity by setting TDP pin.	110te 5	
			TTL interface.		
			Low Pulse of Transmit Data		
7	LTD	IN	Inputs the low pulse of transmitting AMI signal.	Note 5	
'		111	Selects the polarity by setting TDP pin.	Note 5	
			TTL interface.		
14	$_{ m 14}$ LO1 OUT $_{ m OUT}$		S/T Line Output (positive)		
14	LOI	001	Connects to pulse transformer which drives S/T bus		
12	LO2	OUT	S/T Line Output (negative)		
12	102	001	Connects to pulse transformer which drives S/T bus		
			HTD, LTD Input Select	Note 6	
6	TDP	P IN	"H": HTD pin, LTD pin positive polarity	Note 6	
			"L": HTD pin, LTD pin negative polarity	140te 7	

Note 5: When pulling HTD pin and LTD pin up via a pull-up resistor, pulls them up to VDDO power source pin.

Note 6: When making TDP pin "H", connect it to VDDO power source pin.

Note 7: "positive polarity" means the condition that voltage level = "H" when logic = binary "0". "negative polarity" means the condition that voltage level = "L" when logic = binary "0".

# **FUNCTIONS**

#### 4.1 Receiver Section

The receiver section receives signal from the S/T bus through the external pulse transformer and converts it to the logic level signal.

The voltage threshold level for the receiver is properly adapted automatically according to the receiving signal level.




Figure 4.1: Receive signal

#### 4.2 Driver Section

The driver section drives the 2:1 turn ratio transformer according to the logic level transmitting signal.




Figure 4.2: Transmit signal

#### 4.3 Reference Source Section

The reference source section generates the reference voltage and electric current, and supplies them to the receiver section and the driver section.

# ELECTRICAL CHARACTERISTICS

### 5.1 Absolute Maximum Ratings

Parameter	Symbol	Min.	Max.	Units
Supply Voltage	$ m V_{DD}$	-0.3	+7.0	V
Input Voltage	$V_{IN}$	-0.3	$ m V_{DD}+0.3$	V
Operating Temperature	$\mathrm{T_{op}}$	0	+70	$^{\circ}\mathrm{C}$
Storage Temperature	${ m T_{stg}}$	-50	+125	$^{\circ}\mathrm{C}$

 $(Based\ on\ V_{SS}\,=\,0.0\ V)$ 

#### 5.2 Recommended Operating Conditions

Supply Voltage  $~~5~V\pm~5\%~(Based~on~V_{SS}\,=\,0.0~V)$ 

Operating Temperature Range  $\,$  0 - 70  $^{\circ}\mathrm{C}$ 

#### 5.3 DC Characteristics

 $(V_{DD} = 5 \text{ V} \pm 5\%, T_{op} = 0 - 70 \text{ }^{\circ}\text{C})$ 

Parameter	Symbol	Condition	Min.	Typ.	Max.	Units
High-Level Input Voltage (CMOS)	$V_{\mathrm{IH}}$	Note 1	$0.8  m V_{DD}$			V
Low-Level Input Voltage (CMOS)	$ m V_{IL}$	Note 1			$0.2  m V_{DD}$	V
High-Level Input Voltage (TTL)	$ m V_{IH}$	Note 2	2.2			V
Low-Level Input Voltage (TTL)	$ m V_{IL}$	Note 2			0.8	V
High-Level Output Voltage (TTL)	$V_{OH}$	Note 3	2.7			V
Low-Level Output Voltage (TTL)	$V_{\mathrm{OL}}$	Note 3			0.4	V
Low-Level Output Voltage (Open-D)	$V_{\mathrm{OL}}$	Note 4			0.4	V
Leakage Current	${ m I_L}$		-10		10	$\mu\mathrm{A}$
Off-State Leakage Current	${ m I_{LZ}}$		-10		10	$\mu { m A}$
Power Supply Current	$ m I_{DD}$	Note 5		10		mA
	${ m I_{DD}}$	Note 6		5		mA
	$I_{\mathrm{DD}}$	Note 7		0.4		mA

Note 1: With respect to TDP, ODSEL, SLEEP pins.

Note 2: With respect to HTD, LTD pins.

Note 3: With respect to HRD, LRD pins (ODSEL="H").

Test Conditions :  $I_{O\,H} = -0.4$  mA,  $I_{O\,L} = 1.2$ mA

Note 4: With respect to HRD, LRD pins (ODSEL="L").

Test Conditions :  $I_{OL} = 1.2 \text{ mA}$ 

Note 5: Active mode (SLEEP pin = "L")

 $Test\ Conditions:\ D-channel\ and\ two\ B-channels = ALL\ "0",\ V_{IH} = V_{DD},\ V_{IL} = V_{SS}$ 

Note 6: Active mode (SLEEP pin = "L")

Test Conditions : one B-channel = ALL "0",  $V_{IH} = V_{DD}$ ,  $V_{IL} = V_{SS}$ 

Note 7: Stand-by mode (SLEEP pin = "H")

Test Conditions: input pins =  $V_{DD}$  or  $V_{SS}$ , output pins = "Open"

### 5.4 AC Characteristics

 $(V_{\rm DD}$  = 5 V  $\pm$  5%,  $T_{\rm op}$  = 0 - 70  $^{\circ}C,\ C_{\rm L}$  = 50 pF)

#### 5.4.1 Receiver Characteristics

Parameter	Symbol	Condition	Min.	Тур.	Max.	Units
HRD Delay Time	$t_{ m RDR}$				700	$\mathbf{n}\mathbf{s}$
HRD Delay Time	$ m t_{RDL}$				200	ns
LRD Delay Time	${ m t_{RDH}}$				700	ns
LRD Delay Time	$t_{ m RDF}$				700	ns
HRD, LRD Rise Time	$t_{ m RR}$	Note 1			30	$\mathbf{n}\mathbf{s}$
HRD, LRD Fall Time	$ m t_{RF}$	Note 2			30	ns

Note 1: With respect to HRD, LRD pins (ODSEL = "H").

Note 2: With respect to HRD, LRD pins.

Note 3: Figure 5.1 shows the receiver timing under the condition that  $\overline{ODSEL} = \text{"H"}$ . If  $\overline{ODSEL} = \text{"L"}$ , the polarity of each output signal from HRD, LRD pin is reversed.




Figure 5.1: Receiver Timing

#### 5.4.2 Driver Characteristics

Parameter	Symbol	Condition	Min.	Typ.	Max.	${f Units}$
HTD, LTD Pulse Period	${ m t_{SW}}$		4.95		5.45	$\mu \mathrm{s}$
HTD, LTD Pulse Gap	${ m t_{GAP}}$		0		260	ns
HTD, LTD Rise Time	${ m t_{SR}}$				260	ns
HTD, LTD Fall Time	${ m t_{SF}}$				30	ns
Transmitting Signal Delay Time	${ m t_{SRL}}$	Note 1	0		490	ns
Transmitting Signal Delay Time	${ m t_{SRH}}$	Note 1	490		1010	ns
Transmitting Singal Delay Time	${ m t_{SFH}}$	Note 1	0		165	ns
Transmitting Singal Delay Time	${ m t_{SFL}}$	Note 1	165		685	ns
Zero cross Delay Time	${ m t_{SDZ}}$	Note 1	490		1010	ns

Note 1: Measured under the condition shown in Figure 5.3.

Note 2: Figure 5.2 shows the driver timing under the condition that TDR = "High".

When TDR = "Low", the polarity of each input signal to HTD, LTD pin is reversed.




Figure 5.2: Driver Timing




Figure 5.3: Driver Testing Circuit


#### 5.4.3 Driver, Receiver I/O Impedance

Parameter	Symbol	Condition	Min.	Тур.	Max.	Units
Receiver Input Impedance	$ m Z_{LI}$	LI1 — LI2	50			${ m k}\Omega$
Driver Output Impedance	$Z_{\mathrm{LO1}}$	LO1 — LO2 (Note 1)	50			$k\Omega$
Driver Output Impedance	$ m Z_{LO0}$	LO1 — LO2 ( <b>Note 2</b> )		15		Ω

Note 1: When no pulse is output.

Note 2: When pulse is output.

# PACKAGE OUTLINE



Note: The LSIs for surface mount need special consideration on storage and soldering conditions. For detailed information, please contact your nearest Yamaha agent.

should be used as a reference. Plastic body dimensions do not

include burr of resin.
UNIT: mm

### Appendix A

### **EXAMPLE OF APPLICATIONS**

#### A.1 Example of Application Circuits

An example circuit for connecting YTD421B to YTD423 is shown in Figure A.1.

#### Peripheral Parts:

• Pulse transformer

Type R1 = R2 (reference value) TDK TRTEPC9.8-0386A 33  $\Omega$  Tokin DDP001 39  $\Omega$ 

**Note:** Each resistor values  $(R_1, R_2, R_3 \text{ and } R_4)$  shown here are the reference values when using one of the listed-up pulse transformers. These resistor values should be adjusted according to the peripheral parts such as pulse transformer and choke.


- Resistors  $R_3 = R_4 = 8.2k\Omega$ 
  - $R_5 = 27k\Omega$

$$R_6 = 10k\Omega$$

• Condensers  $C_1 = C_2 = 0.1 \mu F$ 

$$C_3 = 22\mu F$$

• Diodes  $D_{1-12} = 1S953$ 



Note: If each data output pin bitween YTD421B and YTD423 (HRD, LRD, HTD, LTD) is set to "open drain", it requires pull-up resistor.

Figure A.1: An Example Circuit for ISDN Terminal Equipment

AGENCY -

### YAMAHA CORPORATION

Address inquiries to: Semiconductor Sales & Marketing Department

■ Head Office

203, Matsunokijima, Toyooka-mura Iwata-gun, Shizuoka-ken, 438-0192 Tel. 81-539-62-4918 Fax. 81-539-62-5054

■ Tokyo Office 2-17-11, Takanawa, Minato-ku, Tokyo, 108-8568 Tel. 81-3-5488-5431 Fax. 81-3-5488-5088

■ Osaka Office Namba Tsujimoto Nissei Bldg, 4F 1-13-17, Namba Naka, Naniwa-ku, Osaka City, Osaka, 556-0011 Tel. 81-6-6633-3690 Fax. 81-6-6633-3691